mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-17 12:46:06 +07:00
db95b8e364
Document SoC specific bindings for RZ/G2N (r8a774b1) SoC. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Link: https://lore.kernel.org/r/1570104229-59144-1-git-send-email-biju.das@bp.renesas.com
111 lines
5.9 KiB
Plaintext
111 lines
5.9 KiB
Plaintext
* Renesas R-Car Compare Match Timer (CMT)
|
|
|
|
The CMT is a multi-channel 16/32/48-bit timer/counter with configurable clock
|
|
inputs and programmable compare match.
|
|
|
|
Channels share hardware resources but their counter and compare match value
|
|
are independent. A particular CMT instance can implement only a subset of the
|
|
channels supported by the CMT model. Channel indices represent the hardware
|
|
position of the channel in the CMT and don't match the channel numbers in the
|
|
datasheets.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: must contain one or more of the following:
|
|
- "renesas,r8a73a4-cmt0" for the 32-bit CMT0 device included in r8a73a4.
|
|
- "renesas,r8a73a4-cmt1" for the 48-bit CMT1 device included in r8a73a4.
|
|
- "renesas,r8a7740-cmt0" for the 32-bit CMT0 device included in r8a7740.
|
|
- "renesas,r8a7740-cmt1" for the 48-bit CMT1 device included in r8a7740.
|
|
- "renesas,r8a7740-cmt2" for the 32-bit CMT2 device included in r8a7740.
|
|
- "renesas,r8a7740-cmt3" for the 32-bit CMT3 device included in r8a7740.
|
|
- "renesas,r8a7740-cmt4" for the 32-bit CMT4 device included in r8a7740.
|
|
- "renesas,r8a7743-cmt0" for the 32-bit CMT0 device included in r8a7743.
|
|
- "renesas,r8a7743-cmt1" for the 48-bit CMT1 device included in r8a7743.
|
|
- "renesas,r8a7744-cmt0" for the 32-bit CMT0 device included in r8a7744.
|
|
- "renesas,r8a7744-cmt1" for the 48-bit CMT1 device included in r8a7744.
|
|
- "renesas,r8a7745-cmt0" for the 32-bit CMT0 device included in r8a7745.
|
|
- "renesas,r8a7745-cmt1" for the 48-bit CMT1 device included in r8a7745.
|
|
- "renesas,r8a77470-cmt0" for the 32-bit CMT0 device included in r8a77470.
|
|
- "renesas,r8a77470-cmt1" for the 48-bit CMT1 device included in r8a77470.
|
|
- "renesas,r8a774a1-cmt0" for the 32-bit CMT0 device included in r8a774a1.
|
|
- "renesas,r8a774a1-cmt1" for the 48-bit CMT devices included in r8a774a1.
|
|
- "renesas,r8a774b1-cmt0" for the 32-bit CMT0 device included in r8a774b1.
|
|
- "renesas,r8a774b1-cmt1" for the 48-bit CMT devices included in r8a774b1.
|
|
- "renesas,r8a774c0-cmt0" for the 32-bit CMT0 device included in r8a774c0.
|
|
- "renesas,r8a774c0-cmt1" for the 48-bit CMT devices included in r8a774c0.
|
|
- "renesas,r8a7790-cmt0" for the 32-bit CMT0 device included in r8a7790.
|
|
- "renesas,r8a7790-cmt1" for the 48-bit CMT1 device included in r8a7790.
|
|
- "renesas,r8a7791-cmt0" for the 32-bit CMT0 device included in r8a7791.
|
|
- "renesas,r8a7791-cmt1" for the 48-bit CMT1 device included in r8a7791.
|
|
- "renesas,r8a7792-cmt0" for the 32-bit CMT0 device included in r8a7792.
|
|
- "renesas,r8a7792-cmt1" for the 48-bit CMT1 device included in r8a7792.
|
|
- "renesas,r8a7793-cmt0" for the 32-bit CMT0 device included in r8a7793.
|
|
- "renesas,r8a7793-cmt1" for the 48-bit CMT1 device included in r8a7793.
|
|
- "renesas,r8a7794-cmt0" for the 32-bit CMT0 device included in r8a7794.
|
|
- "renesas,r8a7794-cmt1" for the 48-bit CMT1 device included in r8a7794.
|
|
- "renesas,r8a7795-cmt0" for the 32-bit CMT0 device included in r8a7795.
|
|
- "renesas,r8a7795-cmt1" for the 48-bit CMT devices included in r8a7795.
|
|
- "renesas,r8a7796-cmt0" for the 32-bit CMT0 device included in r8a7796.
|
|
- "renesas,r8a7796-cmt1" for the 48-bit CMT devices included in r8a7796.
|
|
- "renesas,r8a77965-cmt0" for the 32-bit CMT0 device included in r8a77965.
|
|
- "renesas,r8a77965-cmt1" for the 48-bit CMT devices included in r8a77965.
|
|
- "renesas,r8a77970-cmt0" for the 32-bit CMT0 device included in r8a77970.
|
|
- "renesas,r8a77970-cmt1" for the 48-bit CMT devices included in r8a77970.
|
|
- "renesas,r8a77980-cmt0" for the 32-bit CMT0 device included in r8a77980.
|
|
- "renesas,r8a77980-cmt1" for the 48-bit CMT devices included in r8a77980.
|
|
- "renesas,r8a77990-cmt0" for the 32-bit CMT0 device included in r8a77990.
|
|
- "renesas,r8a77990-cmt1" for the 48-bit CMT devices included in r8a77990.
|
|
- "renesas,r8a77995-cmt0" for the 32-bit CMT0 device included in r8a77995.
|
|
- "renesas,r8a77995-cmt1" for the 48-bit CMT devices included in r8a77995.
|
|
- "renesas,sh73a0-cmt0" for the 32-bit CMT0 device included in sh73a0.
|
|
- "renesas,sh73a0-cmt1" for the 48-bit CMT1 device included in sh73a0.
|
|
- "renesas,sh73a0-cmt2" for the 32-bit CMT2 device included in sh73a0.
|
|
- "renesas,sh73a0-cmt3" for the 32-bit CMT3 device included in sh73a0.
|
|
- "renesas,sh73a0-cmt4" for the 32-bit CMT4 device included in sh73a0.
|
|
|
|
- "renesas,rcar-gen2-cmt0" for 32-bit CMT0 devices included in R-Car Gen2
|
|
and RZ/G1.
|
|
- "renesas,rcar-gen2-cmt1" for 48-bit CMT1 devices included in R-Car Gen2
|
|
and RZ/G1.
|
|
These are fallbacks for r8a73a4, R-Car Gen2 and RZ/G1 entries
|
|
listed above.
|
|
- "renesas,rcar-gen3-cmt0" for 32-bit CMT0 devices included in R-Car Gen3
|
|
and RZ/G2.
|
|
- "renesas,rcar-gen3-cmt1" for 48-bit CMT devices included in R-Car Gen3
|
|
and RZ/G2.
|
|
These are fallbacks for R-Car Gen3 and RZ/G2 entries listed
|
|
above.
|
|
|
|
- reg: base address and length of the registers block for the timer module.
|
|
- interrupts: interrupt-specifier for the timer, one per channel.
|
|
- clocks: a list of phandle + clock-specifier pairs, one for each entry
|
|
in clock-names.
|
|
- clock-names: must contain "fck" for the functional clock.
|
|
|
|
|
|
Example: R8A7790 (R-Car H2) CMT0 and CMT1 nodes
|
|
|
|
cmt0: timer@ffca0000 {
|
|
compatible = "renesas,r8a7790-cmt0", "renesas,rcar-gen2-cmt0";
|
|
reg = <0 0xffca0000 0 0x1004>;
|
|
interrupts = <0 142 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 142 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&mstp1_clks R8A7790_CLK_CMT0>;
|
|
clock-names = "fck";
|
|
};
|
|
|
|
cmt1: timer@e6130000 {
|
|
compatible = "renesas,r8a7790-cmt1", "renesas,rcar-gen2-cmt1";
|
|
reg = <0 0xe6130000 0 0x1004>;
|
|
interrupts = <0 120 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 121 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 122 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 123 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 124 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 125 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 126 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 127 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&mstp3_clks R8A7790_CLK_CMT1>;
|
|
clock-names = "fck";
|
|
};
|