Anton Blanchard 178f358208 powerpc: Ignore reserved field in DCSR and PVR reads and writes ... IBM bit 31 (for the rest of us - bit 0) is a reserved field in the instruction definition of mtspr and mfspr. Hardware is encouraged to (and does) ignore it. As a result, if userspace executes an mtspr DSCR with the reserved bit set, we get a DSCR facility unavailable exception. The kernel fails to match against the expected value/mask, and we silently return to userspace to try and re-execute the same mtspr DSCR instruction. We loop forever until the process is killed. We should do something here, and it seems mirroring what hardware does is the better option vs killing the process. While here, relax the matching of mfspr PVR too. Cc: stable@vger.kernel.org Signed-off-by: Anton Blanchard <anton@samba.org> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>		2017-01-20 15:21:35 +11:00
..
asm	powerpc: Ignore reserved field in DCSR and PVR reads and writes	2017-01-20 15:21:35 +11:00
uapi/asm	powerpc updates for 4.10	2016-12-16 09:26:42 -08:00