mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 04:50:52 +07:00
5892cd135e
The cpsw currently lacks code to properly set up the hardware interface mode on AM33xx. Other platforms might be equally affected. Usually, the bootloader will configure the control module register, so probably that's why such support wasn't needed in the past. In suspend mode though, this register is modified, and so it needs reprogramming after resume. This patch adds a new driver in which hardware interface can configure correct register bits when the slave is opened. The AM33xx also has a bit for each slave to configure the RMII reference clock direction. Setting it is now supported by a per-slave DT property. This code path introducted by this patch is currently exclusive for am33xx and same can be extened to various platforms via the DT compatibility property. Signed-off-by: Mugunthan V N <mugunthanvnm@ti.com> Tested-by: Daniel Mack <zonque@gmail.com> Signed-off-by: David S. Miller <davem@davemloft.net>
29 lines
725 B
Plaintext
29 lines
725 B
Plaintext
TI CPSW Phy mode Selection Device Tree Bindings
|
|
-----------------------------------------------
|
|
|
|
Required properties:
|
|
- compatible : Should be "ti,am3352-cpsw-phy-sel"
|
|
- reg : physical base address and size of the cpsw
|
|
registers map
|
|
- reg-names : names of the register map given in "reg" node
|
|
|
|
Optional properties:
|
|
-rmii-clock-ext : If present, the driver will configure the RMII
|
|
interface to external clock usage
|
|
|
|
Examples:
|
|
|
|
phy_sel: cpsw-phy-sel@44e10650 {
|
|
compatible = "ti,am3352-cpsw-phy-sel";
|
|
reg= <0x44e10650 0x4>;
|
|
reg-names = "gmii-sel";
|
|
};
|
|
|
|
(or)
|
|
phy_sel: cpsw-phy-sel@44e10650 {
|
|
compatible = "ti,am3352-cpsw-phy-sel";
|
|
reg= <0x44e10650 0x4>;
|
|
reg-names = "gmii-sel";
|
|
rmii-clock-ext;
|
|
};
|