mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
b589202b5e
Fix DTC warnings:
arch/arm/boot/dts/s3c2416-smdk2416.dtb: Warning (avoid_unnecessary_addr_size):
/cpus: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
arch/arm/boot/dts/s3c2416-smdk2416.dtb: Warning (avoid_unnecessary_addr_size):
/clocks: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
120 lines
2.6 KiB
Plaintext
120 lines
2.6 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Samsung's S3C2416 SoC device tree source
|
|
*
|
|
* Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
|
|
*/
|
|
|
|
#include <dt-bindings/clock/s3c2443.h>
|
|
#include "s3c24xx.dtsi"
|
|
#include "s3c2416-pinctrl.dtsi"
|
|
|
|
/ {
|
|
model = "Samsung S3C2416 SoC";
|
|
compatible = "samsung,s3c2416";
|
|
|
|
aliases {
|
|
serial3 = &uart_3;
|
|
};
|
|
|
|
cpus {
|
|
cpu {
|
|
compatible = "arm,arm926ej-s";
|
|
};
|
|
};
|
|
|
|
interrupt-controller@4a000000 {
|
|
compatible = "samsung,s3c2416-irq";
|
|
};
|
|
|
|
clocks: clock-controller@4c000000 {
|
|
compatible = "samsung,s3c2416-clock";
|
|
reg = <0x4c000000 0x40>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
pinctrl@56000000 {
|
|
compatible = "samsung,s3c2416-pinctrl";
|
|
};
|
|
|
|
timer@51000000 {
|
|
clocks = <&clocks PCLK_PWM>;
|
|
clock-names = "timers";
|
|
};
|
|
|
|
uart_0: serial@50000000 {
|
|
compatible = "samsung,s3c2440-uart";
|
|
clock-names = "uart", "clk_uart_baud2",
|
|
"clk_uart_baud3";
|
|
clocks = <&clocks PCLK_UART0>, <&clocks PCLK_UART0>,
|
|
<&clocks SCLK_UART>;
|
|
};
|
|
|
|
uart_1: serial@50004000 {
|
|
compatible = "samsung,s3c2440-uart";
|
|
clock-names = "uart", "clk_uart_baud2",
|
|
"clk_uart_baud3";
|
|
clocks = <&clocks PCLK_UART1>, <&clocks PCLK_UART1>,
|
|
<&clocks SCLK_UART>;
|
|
};
|
|
|
|
uart_2: serial@50008000 {
|
|
compatible = "samsung,s3c2440-uart";
|
|
clock-names = "uart", "clk_uart_baud2",
|
|
"clk_uart_baud3";
|
|
clocks = <&clocks PCLK_UART2>, <&clocks PCLK_UART2>,
|
|
<&clocks SCLK_UART>;
|
|
};
|
|
|
|
uart_3: serial@5000c000 {
|
|
compatible = "samsung,s3c2440-uart";
|
|
reg = <0x5000C000 0x4000>;
|
|
interrupts = <1 18 24 4>, <1 18 25 4>;
|
|
clock-names = "uart", "clk_uart_baud2",
|
|
"clk_uart_baud3";
|
|
clocks = <&clocks PCLK_UART3>, <&clocks PCLK_UART3>,
|
|
<&clocks SCLK_UART>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sdhci_1: sdhci@4ac00000 {
|
|
compatible = "samsung,s3c6410-sdhci";
|
|
reg = <0x4AC00000 0x100>;
|
|
interrupts = <0 0 21 3>;
|
|
clock-names = "hsmmc", "mmc_busclk.0",
|
|
"mmc_busclk.2";
|
|
clocks = <&clocks HCLK_HSMMC0>, <&clocks HCLK_HSMMC0>,
|
|
<&clocks MUX_HSMMC0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sdhci_0: sdhci@4a800000 {
|
|
compatible = "samsung,s3c6410-sdhci";
|
|
reg = <0x4A800000 0x100>;
|
|
interrupts = <0 0 20 3>;
|
|
clock-names = "hsmmc", "mmc_busclk.0",
|
|
"mmc_busclk.2";
|
|
clocks = <&clocks HCLK_HSMMC1>, <&clocks HCLK_HSMMC1>,
|
|
<&clocks MUX_HSMMC1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
watchdog: watchdog@53000000 {
|
|
interrupts = <1 9 27 3>;
|
|
clocks = <&clocks PCLK_WDT>;
|
|
clock-names = "watchdog";
|
|
};
|
|
|
|
rtc: rtc@57000000 {
|
|
compatible = "samsung,s3c2416-rtc";
|
|
clocks = <&clocks PCLK_RTC>;
|
|
clock-names = "rtc";
|
|
};
|
|
|
|
i2c@54000000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
clocks = <&clocks PCLK_I2C0>;
|
|
clock-names = "i2c";
|
|
};
|
|
};
|