mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 04:36:10 +07:00
342a0ee70a
There is no need to hold the register lock while requesting the GPIO interrupt. By not holding it we can also avoid a false positive lockdep splat. Reported-by: Russell King <rmk+kernel@armlinux.org.uk> Signed-off-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: David S. Miller <davem@davemloft.net>
5032 lines
141 KiB
C
5032 lines
141 KiB
C
/*
|
|
* Marvell 88e6xxx Ethernet switch single-chip support
|
|
*
|
|
* Copyright (c) 2008 Marvell Semiconductor
|
|
*
|
|
* Copyright (c) 2016 Andrew Lunn <andrew@lunn.ch>
|
|
*
|
|
* Copyright (c) 2016-2017 Savoir-faire Linux Inc.
|
|
* Vivien Didelot <vivien.didelot@savoirfairelinux.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/delay.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/ethtool.h>
|
|
#include <linux/if_bridge.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/irqdomain.h>
|
|
#include <linux/jiffies.h>
|
|
#include <linux/list.h>
|
|
#include <linux/mdio.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of_irq.h>
|
|
#include <linux/of_mdio.h>
|
|
#include <linux/platform_data/mv88e6xxx.h>
|
|
#include <linux/netdevice.h>
|
|
#include <linux/gpio/consumer.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/phylink.h>
|
|
#include <net/dsa.h>
|
|
|
|
#include "chip.h"
|
|
#include "global1.h"
|
|
#include "global2.h"
|
|
#include "hwtstamp.h"
|
|
#include "phy.h"
|
|
#include "port.h"
|
|
#include "ptp.h"
|
|
#include "serdes.h"
|
|
|
|
static void assert_reg_lock(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (unlikely(!mutex_is_locked(&chip->reg_lock))) {
|
|
dev_err(chip->dev, "Switch registers lock not held!\n");
|
|
dump_stack();
|
|
}
|
|
}
|
|
|
|
/* The switch ADDR[4:1] configuration pins define the chip SMI device address
|
|
* (ADDR[0] is always zero, thus only even SMI addresses can be strapped).
|
|
*
|
|
* When ADDR is all zero, the chip uses Single-chip Addressing Mode, assuming it
|
|
* is the only device connected to the SMI master. In this mode it responds to
|
|
* all 32 possible SMI addresses, and thus maps directly the internal devices.
|
|
*
|
|
* When ADDR is non-zero, the chip uses Multi-chip Addressing Mode, allowing
|
|
* multiple devices to share the SMI interface. In this mode it responds to only
|
|
* 2 registers, used to indirectly access the internal SMI devices.
|
|
*/
|
|
|
|
static int mv88e6xxx_smi_read(struct mv88e6xxx_chip *chip,
|
|
int addr, int reg, u16 *val)
|
|
{
|
|
if (!chip->smi_ops)
|
|
return -EOPNOTSUPP;
|
|
|
|
return chip->smi_ops->read(chip, addr, reg, val);
|
|
}
|
|
|
|
static int mv88e6xxx_smi_write(struct mv88e6xxx_chip *chip,
|
|
int addr, int reg, u16 val)
|
|
{
|
|
if (!chip->smi_ops)
|
|
return -EOPNOTSUPP;
|
|
|
|
return chip->smi_ops->write(chip, addr, reg, val);
|
|
}
|
|
|
|
static int mv88e6xxx_smi_single_chip_read(struct mv88e6xxx_chip *chip,
|
|
int addr, int reg, u16 *val)
|
|
{
|
|
int ret;
|
|
|
|
ret = mdiobus_read_nested(chip->bus, addr, reg);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
*val = ret & 0xffff;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_smi_single_chip_write(struct mv88e6xxx_chip *chip,
|
|
int addr, int reg, u16 val)
|
|
{
|
|
int ret;
|
|
|
|
ret = mdiobus_write_nested(chip->bus, addr, reg, val);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct mv88e6xxx_bus_ops mv88e6xxx_smi_single_chip_ops = {
|
|
.read = mv88e6xxx_smi_single_chip_read,
|
|
.write = mv88e6xxx_smi_single_chip_write,
|
|
};
|
|
|
|
static int mv88e6xxx_smi_multi_chip_wait(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int ret;
|
|
int i;
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
ret = mdiobus_read_nested(chip->bus, chip->sw_addr, SMI_CMD);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
if ((ret & SMI_CMD_BUSY) == 0)
|
|
return 0;
|
|
}
|
|
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
static int mv88e6xxx_smi_multi_chip_read(struct mv88e6xxx_chip *chip,
|
|
int addr, int reg, u16 *val)
|
|
{
|
|
int ret;
|
|
|
|
/* Wait for the bus to become free. */
|
|
ret = mv88e6xxx_smi_multi_chip_wait(chip);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Transmit the read command. */
|
|
ret = mdiobus_write_nested(chip->bus, chip->sw_addr, SMI_CMD,
|
|
SMI_CMD_OP_22_READ | (addr << 5) | reg);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Wait for the read command to complete. */
|
|
ret = mv88e6xxx_smi_multi_chip_wait(chip);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Read the data. */
|
|
ret = mdiobus_read_nested(chip->bus, chip->sw_addr, SMI_DATA);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
*val = ret & 0xffff;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_smi_multi_chip_write(struct mv88e6xxx_chip *chip,
|
|
int addr, int reg, u16 val)
|
|
{
|
|
int ret;
|
|
|
|
/* Wait for the bus to become free. */
|
|
ret = mv88e6xxx_smi_multi_chip_wait(chip);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Transmit the data to write. */
|
|
ret = mdiobus_write_nested(chip->bus, chip->sw_addr, SMI_DATA, val);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Transmit the write command. */
|
|
ret = mdiobus_write_nested(chip->bus, chip->sw_addr, SMI_CMD,
|
|
SMI_CMD_OP_22_WRITE | (addr << 5) | reg);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Wait for the write command to complete. */
|
|
ret = mv88e6xxx_smi_multi_chip_wait(chip);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct mv88e6xxx_bus_ops mv88e6xxx_smi_multi_chip_ops = {
|
|
.read = mv88e6xxx_smi_multi_chip_read,
|
|
.write = mv88e6xxx_smi_multi_chip_write,
|
|
};
|
|
|
|
int mv88e6xxx_read(struct mv88e6xxx_chip *chip, int addr, int reg, u16 *val)
|
|
{
|
|
int err;
|
|
|
|
assert_reg_lock(chip);
|
|
|
|
err = mv88e6xxx_smi_read(chip, addr, reg, val);
|
|
if (err)
|
|
return err;
|
|
|
|
dev_dbg(chip->dev, "<- addr: 0x%.2x reg: 0x%.2x val: 0x%.4x\n",
|
|
addr, reg, *val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int mv88e6xxx_write(struct mv88e6xxx_chip *chip, int addr, int reg, u16 val)
|
|
{
|
|
int err;
|
|
|
|
assert_reg_lock(chip);
|
|
|
|
err = mv88e6xxx_smi_write(chip, addr, reg, val);
|
|
if (err)
|
|
return err;
|
|
|
|
dev_dbg(chip->dev, "-> addr: 0x%.2x reg: 0x%.2x val: 0x%.4x\n",
|
|
addr, reg, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
struct mii_bus *mv88e6xxx_default_mdio_bus(struct mv88e6xxx_chip *chip)
|
|
{
|
|
struct mv88e6xxx_mdio_bus *mdio_bus;
|
|
|
|
mdio_bus = list_first_entry(&chip->mdios, struct mv88e6xxx_mdio_bus,
|
|
list);
|
|
if (!mdio_bus)
|
|
return NULL;
|
|
|
|
return mdio_bus->bus;
|
|
}
|
|
|
|
static void mv88e6xxx_g1_irq_mask(struct irq_data *d)
|
|
{
|
|
struct mv88e6xxx_chip *chip = irq_data_get_irq_chip_data(d);
|
|
unsigned int n = d->hwirq;
|
|
|
|
chip->g1_irq.masked |= (1 << n);
|
|
}
|
|
|
|
static void mv88e6xxx_g1_irq_unmask(struct irq_data *d)
|
|
{
|
|
struct mv88e6xxx_chip *chip = irq_data_get_irq_chip_data(d);
|
|
unsigned int n = d->hwirq;
|
|
|
|
chip->g1_irq.masked &= ~(1 << n);
|
|
}
|
|
|
|
static irqreturn_t mv88e6xxx_g1_irq_thread_work(struct mv88e6xxx_chip *chip)
|
|
{
|
|
unsigned int nhandled = 0;
|
|
unsigned int sub_irq;
|
|
unsigned int n;
|
|
u16 reg;
|
|
u16 ctl1;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_STS, ®);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
goto out;
|
|
|
|
do {
|
|
for (n = 0; n < chip->g1_irq.nirqs; ++n) {
|
|
if (reg & (1 << n)) {
|
|
sub_irq = irq_find_mapping(chip->g1_irq.domain,
|
|
n);
|
|
handle_nested_irq(sub_irq);
|
|
++nhandled;
|
|
}
|
|
}
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_CTL1, &ctl1);
|
|
if (err)
|
|
goto unlock;
|
|
err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_STS, ®);
|
|
unlock:
|
|
mutex_unlock(&chip->reg_lock);
|
|
if (err)
|
|
goto out;
|
|
ctl1 &= GENMASK(chip->g1_irq.nirqs, 0);
|
|
} while (reg & ctl1);
|
|
|
|
out:
|
|
return (nhandled > 0 ? IRQ_HANDLED : IRQ_NONE);
|
|
}
|
|
|
|
static irqreturn_t mv88e6xxx_g1_irq_thread_fn(int irq, void *dev_id)
|
|
{
|
|
struct mv88e6xxx_chip *chip = dev_id;
|
|
|
|
return mv88e6xxx_g1_irq_thread_work(chip);
|
|
}
|
|
|
|
static void mv88e6xxx_g1_irq_bus_lock(struct irq_data *d)
|
|
{
|
|
struct mv88e6xxx_chip *chip = irq_data_get_irq_chip_data(d);
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
}
|
|
|
|
static void mv88e6xxx_g1_irq_bus_sync_unlock(struct irq_data *d)
|
|
{
|
|
struct mv88e6xxx_chip *chip = irq_data_get_irq_chip_data(d);
|
|
u16 mask = GENMASK(chip->g1_irq.nirqs, 0);
|
|
u16 reg;
|
|
int err;
|
|
|
|
err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_CTL1, ®);
|
|
if (err)
|
|
goto out;
|
|
|
|
reg &= ~mask;
|
|
reg |= (~chip->g1_irq.masked & mask);
|
|
|
|
err = mv88e6xxx_g1_write(chip, MV88E6XXX_G1_CTL1, reg);
|
|
if (err)
|
|
goto out;
|
|
|
|
out:
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static const struct irq_chip mv88e6xxx_g1_irq_chip = {
|
|
.name = "mv88e6xxx-g1",
|
|
.irq_mask = mv88e6xxx_g1_irq_mask,
|
|
.irq_unmask = mv88e6xxx_g1_irq_unmask,
|
|
.irq_bus_lock = mv88e6xxx_g1_irq_bus_lock,
|
|
.irq_bus_sync_unlock = mv88e6xxx_g1_irq_bus_sync_unlock,
|
|
};
|
|
|
|
static int mv88e6xxx_g1_irq_domain_map(struct irq_domain *d,
|
|
unsigned int irq,
|
|
irq_hw_number_t hwirq)
|
|
{
|
|
struct mv88e6xxx_chip *chip = d->host_data;
|
|
|
|
irq_set_chip_data(irq, d->host_data);
|
|
irq_set_chip_and_handler(irq, &chip->g1_irq.chip, handle_level_irq);
|
|
irq_set_noprobe(irq);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct irq_domain_ops mv88e6xxx_g1_irq_domain_ops = {
|
|
.map = mv88e6xxx_g1_irq_domain_map,
|
|
.xlate = irq_domain_xlate_twocell,
|
|
};
|
|
|
|
/* To be called with reg_lock held */
|
|
static void mv88e6xxx_g1_irq_free_common(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int irq, virq;
|
|
u16 mask;
|
|
|
|
mv88e6xxx_g1_read(chip, MV88E6XXX_G1_CTL1, &mask);
|
|
mask &= ~GENMASK(chip->g1_irq.nirqs, 0);
|
|
mv88e6xxx_g1_write(chip, MV88E6XXX_G1_CTL1, mask);
|
|
|
|
for (irq = 0; irq < chip->g1_irq.nirqs; irq++) {
|
|
virq = irq_find_mapping(chip->g1_irq.domain, irq);
|
|
irq_dispose_mapping(virq);
|
|
}
|
|
|
|
irq_domain_remove(chip->g1_irq.domain);
|
|
}
|
|
|
|
static void mv88e6xxx_g1_irq_free(struct mv88e6xxx_chip *chip)
|
|
{
|
|
/*
|
|
* free_irq must be called without reg_lock taken because the irq
|
|
* handler takes this lock, too.
|
|
*/
|
|
free_irq(chip->irq, chip);
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
mv88e6xxx_g1_irq_free_common(chip);
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_g1_irq_setup_common(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int err, irq, virq;
|
|
u16 reg, mask;
|
|
|
|
chip->g1_irq.nirqs = chip->info->g1_irqs;
|
|
chip->g1_irq.domain = irq_domain_add_simple(
|
|
NULL, chip->g1_irq.nirqs, 0,
|
|
&mv88e6xxx_g1_irq_domain_ops, chip);
|
|
if (!chip->g1_irq.domain)
|
|
return -ENOMEM;
|
|
|
|
for (irq = 0; irq < chip->g1_irq.nirqs; irq++)
|
|
irq_create_mapping(chip->g1_irq.domain, irq);
|
|
|
|
chip->g1_irq.chip = mv88e6xxx_g1_irq_chip;
|
|
chip->g1_irq.masked = ~0;
|
|
|
|
err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_CTL1, &mask);
|
|
if (err)
|
|
goto out_mapping;
|
|
|
|
mask &= ~GENMASK(chip->g1_irq.nirqs, 0);
|
|
|
|
err = mv88e6xxx_g1_write(chip, MV88E6XXX_G1_CTL1, mask);
|
|
if (err)
|
|
goto out_disable;
|
|
|
|
/* Reading the interrupt status clears (most of) them */
|
|
err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_STS, ®);
|
|
if (err)
|
|
goto out_disable;
|
|
|
|
return 0;
|
|
|
|
out_disable:
|
|
mask &= ~GENMASK(chip->g1_irq.nirqs, 0);
|
|
mv88e6xxx_g1_write(chip, MV88E6XXX_G1_CTL1, mask);
|
|
|
|
out_mapping:
|
|
for (irq = 0; irq < 16; irq++) {
|
|
virq = irq_find_mapping(chip->g1_irq.domain, irq);
|
|
irq_dispose_mapping(virq);
|
|
}
|
|
|
|
irq_domain_remove(chip->g1_irq.domain);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_g1_irq_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
static struct lock_class_key lock_key;
|
|
static struct lock_class_key request_key;
|
|
int err;
|
|
|
|
err = mv88e6xxx_g1_irq_setup_common(chip);
|
|
if (err)
|
|
return err;
|
|
|
|
/* These lock classes tells lockdep that global 1 irqs are in
|
|
* a different category than their parent GPIO, so it won't
|
|
* report false recursion.
|
|
*/
|
|
irq_set_lockdep_class(chip->irq, &lock_key, &request_key);
|
|
|
|
mutex_unlock(&chip->reg_lock);
|
|
err = request_threaded_irq(chip->irq, NULL,
|
|
mv88e6xxx_g1_irq_thread_fn,
|
|
IRQF_ONESHOT | IRQF_SHARED,
|
|
dev_name(chip->dev), chip);
|
|
mutex_lock(&chip->reg_lock);
|
|
if (err)
|
|
mv88e6xxx_g1_irq_free_common(chip);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mv88e6xxx_irq_poll(struct kthread_work *work)
|
|
{
|
|
struct mv88e6xxx_chip *chip = container_of(work,
|
|
struct mv88e6xxx_chip,
|
|
irq_poll_work.work);
|
|
mv88e6xxx_g1_irq_thread_work(chip);
|
|
|
|
kthread_queue_delayed_work(chip->kworker, &chip->irq_poll_work,
|
|
msecs_to_jiffies(100));
|
|
}
|
|
|
|
static int mv88e6xxx_irq_poll_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int err;
|
|
|
|
err = mv88e6xxx_g1_irq_setup_common(chip);
|
|
if (err)
|
|
return err;
|
|
|
|
kthread_init_delayed_work(&chip->irq_poll_work,
|
|
mv88e6xxx_irq_poll);
|
|
|
|
chip->kworker = kthread_create_worker(0, "%s", dev_name(chip->dev));
|
|
if (IS_ERR(chip->kworker))
|
|
return PTR_ERR(chip->kworker);
|
|
|
|
kthread_queue_delayed_work(chip->kworker, &chip->irq_poll_work,
|
|
msecs_to_jiffies(100));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void mv88e6xxx_irq_poll_free(struct mv88e6xxx_chip *chip)
|
|
{
|
|
kthread_cancel_delayed_work_sync(&chip->irq_poll_work);
|
|
kthread_destroy_worker(chip->kworker);
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
mv88e6xxx_g1_irq_free_common(chip);
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
int mv88e6xxx_wait(struct mv88e6xxx_chip *chip, int addr, int reg, u16 mask)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
u16 val;
|
|
int err;
|
|
|
|
err = mv88e6xxx_read(chip, addr, reg, &val);
|
|
if (err)
|
|
return err;
|
|
|
|
if (!(val & mask))
|
|
return 0;
|
|
|
|
usleep_range(1000, 2000);
|
|
}
|
|
|
|
dev_err(chip->dev, "Timeout while waiting for switch\n");
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
/* Indirect write to single pointer-data register with an Update bit */
|
|
int mv88e6xxx_update(struct mv88e6xxx_chip *chip, int addr, int reg, u16 update)
|
|
{
|
|
u16 val;
|
|
int err;
|
|
|
|
/* Wait until the previous operation is completed */
|
|
err = mv88e6xxx_wait(chip, addr, reg, BIT(15));
|
|
if (err)
|
|
return err;
|
|
|
|
/* Set the Update bit to trigger a write operation */
|
|
val = BIT(15) | update;
|
|
|
|
return mv88e6xxx_write(chip, addr, reg, val);
|
|
}
|
|
|
|
static int mv88e6xxx_port_setup_mac(struct mv88e6xxx_chip *chip, int port,
|
|
int link, int speed, int duplex, int pause,
|
|
phy_interface_t mode)
|
|
{
|
|
int err;
|
|
|
|
if (!chip->info->ops->port_set_link)
|
|
return 0;
|
|
|
|
/* Port's MAC control must not be changed unless the link is down */
|
|
err = chip->info->ops->port_set_link(chip, port, 0);
|
|
if (err)
|
|
return err;
|
|
|
|
if (chip->info->ops->port_set_speed) {
|
|
err = chip->info->ops->port_set_speed(chip, port, speed);
|
|
if (err && err != -EOPNOTSUPP)
|
|
goto restore_link;
|
|
}
|
|
|
|
if (chip->info->ops->port_set_pause) {
|
|
err = chip->info->ops->port_set_pause(chip, port, pause);
|
|
if (err)
|
|
goto restore_link;
|
|
}
|
|
|
|
if (chip->info->ops->port_set_duplex) {
|
|
err = chip->info->ops->port_set_duplex(chip, port, duplex);
|
|
if (err && err != -EOPNOTSUPP)
|
|
goto restore_link;
|
|
}
|
|
|
|
if (chip->info->ops->port_set_rgmii_delay) {
|
|
err = chip->info->ops->port_set_rgmii_delay(chip, port, mode);
|
|
if (err && err != -EOPNOTSUPP)
|
|
goto restore_link;
|
|
}
|
|
|
|
if (chip->info->ops->port_set_cmode) {
|
|
err = chip->info->ops->port_set_cmode(chip, port, mode);
|
|
if (err && err != -EOPNOTSUPP)
|
|
goto restore_link;
|
|
}
|
|
|
|
err = 0;
|
|
restore_link:
|
|
if (chip->info->ops->port_set_link(chip, port, link))
|
|
dev_err(chip->dev, "p%d: failed to restore MAC's link\n", port);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_phy_is_internal(struct dsa_switch *ds, int port)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
return port < chip->info->num_internal_phys;
|
|
}
|
|
|
|
/* We expect the switch to perform auto negotiation if there is a real
|
|
* phy. However, in the case of a fixed link phy, we force the port
|
|
* settings from the fixed link settings.
|
|
*/
|
|
static void mv88e6xxx_adjust_link(struct dsa_switch *ds, int port,
|
|
struct phy_device *phydev)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
if (!phy_is_pseudo_fixed_link(phydev) &&
|
|
mv88e6xxx_phy_is_internal(ds, port))
|
|
return;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_setup_mac(chip, port, phydev->link, phydev->speed,
|
|
phydev->duplex, phydev->pause,
|
|
phydev->interface);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err && err != -EOPNOTSUPP)
|
|
dev_err(ds->dev, "p%d: failed to configure MAC\n", port);
|
|
}
|
|
|
|
static void mv88e6065_phylink_validate(struct mv88e6xxx_chip *chip, int port,
|
|
unsigned long *mask,
|
|
struct phylink_link_state *state)
|
|
{
|
|
if (!phy_interface_mode_is_8023z(state->interface)) {
|
|
/* 10M and 100M are only supported in non-802.3z mode */
|
|
phylink_set(mask, 10baseT_Half);
|
|
phylink_set(mask, 10baseT_Full);
|
|
phylink_set(mask, 100baseT_Half);
|
|
phylink_set(mask, 100baseT_Full);
|
|
}
|
|
}
|
|
|
|
static void mv88e6185_phylink_validate(struct mv88e6xxx_chip *chip, int port,
|
|
unsigned long *mask,
|
|
struct phylink_link_state *state)
|
|
{
|
|
/* FIXME: if the port is in 1000Base-X mode, then it only supports
|
|
* 1000M FD speeds. In this case, CMODE will indicate 5.
|
|
*/
|
|
phylink_set(mask, 1000baseT_Full);
|
|
phylink_set(mask, 1000baseX_Full);
|
|
|
|
mv88e6065_phylink_validate(chip, port, mask, state);
|
|
}
|
|
|
|
static void mv88e6352_phylink_validate(struct mv88e6xxx_chip *chip, int port,
|
|
unsigned long *mask,
|
|
struct phylink_link_state *state)
|
|
{
|
|
/* No ethtool bits for 200Mbps */
|
|
phylink_set(mask, 1000baseT_Full);
|
|
phylink_set(mask, 1000baseX_Full);
|
|
|
|
mv88e6065_phylink_validate(chip, port, mask, state);
|
|
}
|
|
|
|
static void mv88e6390_phylink_validate(struct mv88e6xxx_chip *chip, int port,
|
|
unsigned long *mask,
|
|
struct phylink_link_state *state)
|
|
{
|
|
if (port >= 9) {
|
|
phylink_set(mask, 2500baseX_Full);
|
|
phylink_set(mask, 2500baseT_Full);
|
|
}
|
|
|
|
/* No ethtool bits for 200Mbps */
|
|
phylink_set(mask, 1000baseT_Full);
|
|
phylink_set(mask, 1000baseX_Full);
|
|
|
|
mv88e6065_phylink_validate(chip, port, mask, state);
|
|
}
|
|
|
|
static void mv88e6390x_phylink_validate(struct mv88e6xxx_chip *chip, int port,
|
|
unsigned long *mask,
|
|
struct phylink_link_state *state)
|
|
{
|
|
if (port >= 9) {
|
|
phylink_set(mask, 10000baseT_Full);
|
|
phylink_set(mask, 10000baseKR_Full);
|
|
}
|
|
|
|
mv88e6390_phylink_validate(chip, port, mask, state);
|
|
}
|
|
|
|
static void mv88e6xxx_validate(struct dsa_switch *ds, int port,
|
|
unsigned long *supported,
|
|
struct phylink_link_state *state)
|
|
{
|
|
__ETHTOOL_DECLARE_LINK_MODE_MASK(mask) = { 0, };
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
/* Allow all the expected bits */
|
|
phylink_set(mask, Autoneg);
|
|
phylink_set(mask, Pause);
|
|
phylink_set_port_modes(mask);
|
|
|
|
if (chip->info->ops->phylink_validate)
|
|
chip->info->ops->phylink_validate(chip, port, mask, state);
|
|
|
|
bitmap_and(supported, supported, mask, __ETHTOOL_LINK_MODE_MASK_NBITS);
|
|
bitmap_and(state->advertising, state->advertising, mask,
|
|
__ETHTOOL_LINK_MODE_MASK_NBITS);
|
|
|
|
/* We can only operate at 2500BaseX or 1000BaseX. If requested
|
|
* to advertise both, only report advertising at 2500BaseX.
|
|
*/
|
|
phylink_helper_basex_speed(state);
|
|
}
|
|
|
|
static int mv88e6xxx_link_state(struct dsa_switch *ds, int port,
|
|
struct phylink_link_state *state)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (chip->info->ops->port_link_state)
|
|
err = chip->info->ops->port_link_state(chip, port, state);
|
|
else
|
|
err = -EOPNOTSUPP;
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mv88e6xxx_mac_config(struct dsa_switch *ds, int port,
|
|
unsigned int mode,
|
|
const struct phylink_link_state *state)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int speed, duplex, link, pause, err;
|
|
|
|
if ((mode == MLO_AN_PHY) && mv88e6xxx_phy_is_internal(ds, port))
|
|
return;
|
|
|
|
if (mode == MLO_AN_FIXED) {
|
|
link = LINK_FORCED_UP;
|
|
speed = state->speed;
|
|
duplex = state->duplex;
|
|
} else if (!mv88e6xxx_phy_is_internal(ds, port)) {
|
|
link = state->link;
|
|
speed = state->speed;
|
|
duplex = state->duplex;
|
|
} else {
|
|
speed = SPEED_UNFORCED;
|
|
duplex = DUPLEX_UNFORCED;
|
|
link = LINK_UNFORCED;
|
|
}
|
|
pause = !!phylink_test(state->advertising, Pause);
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_setup_mac(chip, port, link, speed, duplex, pause,
|
|
state->interface);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err && err != -EOPNOTSUPP)
|
|
dev_err(ds->dev, "p%d: failed to configure MAC\n", port);
|
|
}
|
|
|
|
static void mv88e6xxx_mac_link_force(struct dsa_switch *ds, int port, int link)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = chip->info->ops->port_set_link(chip, port, link);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
dev_err(chip->dev, "p%d: failed to force MAC link\n", port);
|
|
}
|
|
|
|
static void mv88e6xxx_mac_link_down(struct dsa_switch *ds, int port,
|
|
unsigned int mode,
|
|
phy_interface_t interface)
|
|
{
|
|
if (mode == MLO_AN_FIXED)
|
|
mv88e6xxx_mac_link_force(ds, port, LINK_FORCED_DOWN);
|
|
}
|
|
|
|
static void mv88e6xxx_mac_link_up(struct dsa_switch *ds, int port,
|
|
unsigned int mode, phy_interface_t interface,
|
|
struct phy_device *phydev)
|
|
{
|
|
if (mode == MLO_AN_FIXED)
|
|
mv88e6xxx_mac_link_force(ds, port, LINK_FORCED_UP);
|
|
}
|
|
|
|
static int mv88e6xxx_stats_snapshot(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
if (!chip->info->ops->stats_snapshot)
|
|
return -EOPNOTSUPP;
|
|
|
|
return chip->info->ops->stats_snapshot(chip, port);
|
|
}
|
|
|
|
static struct mv88e6xxx_hw_stat mv88e6xxx_hw_stats[] = {
|
|
{ "in_good_octets", 8, 0x00, STATS_TYPE_BANK0, },
|
|
{ "in_bad_octets", 4, 0x02, STATS_TYPE_BANK0, },
|
|
{ "in_unicast", 4, 0x04, STATS_TYPE_BANK0, },
|
|
{ "in_broadcasts", 4, 0x06, STATS_TYPE_BANK0, },
|
|
{ "in_multicasts", 4, 0x07, STATS_TYPE_BANK0, },
|
|
{ "in_pause", 4, 0x16, STATS_TYPE_BANK0, },
|
|
{ "in_undersize", 4, 0x18, STATS_TYPE_BANK0, },
|
|
{ "in_fragments", 4, 0x19, STATS_TYPE_BANK0, },
|
|
{ "in_oversize", 4, 0x1a, STATS_TYPE_BANK0, },
|
|
{ "in_jabber", 4, 0x1b, STATS_TYPE_BANK0, },
|
|
{ "in_rx_error", 4, 0x1c, STATS_TYPE_BANK0, },
|
|
{ "in_fcs_error", 4, 0x1d, STATS_TYPE_BANK0, },
|
|
{ "out_octets", 8, 0x0e, STATS_TYPE_BANK0, },
|
|
{ "out_unicast", 4, 0x10, STATS_TYPE_BANK0, },
|
|
{ "out_broadcasts", 4, 0x13, STATS_TYPE_BANK0, },
|
|
{ "out_multicasts", 4, 0x12, STATS_TYPE_BANK0, },
|
|
{ "out_pause", 4, 0x15, STATS_TYPE_BANK0, },
|
|
{ "excessive", 4, 0x11, STATS_TYPE_BANK0, },
|
|
{ "collisions", 4, 0x1e, STATS_TYPE_BANK0, },
|
|
{ "deferred", 4, 0x05, STATS_TYPE_BANK0, },
|
|
{ "single", 4, 0x14, STATS_TYPE_BANK0, },
|
|
{ "multiple", 4, 0x17, STATS_TYPE_BANK0, },
|
|
{ "out_fcs_error", 4, 0x03, STATS_TYPE_BANK0, },
|
|
{ "late", 4, 0x1f, STATS_TYPE_BANK0, },
|
|
{ "hist_64bytes", 4, 0x08, STATS_TYPE_BANK0, },
|
|
{ "hist_65_127bytes", 4, 0x09, STATS_TYPE_BANK0, },
|
|
{ "hist_128_255bytes", 4, 0x0a, STATS_TYPE_BANK0, },
|
|
{ "hist_256_511bytes", 4, 0x0b, STATS_TYPE_BANK0, },
|
|
{ "hist_512_1023bytes", 4, 0x0c, STATS_TYPE_BANK0, },
|
|
{ "hist_1024_max_bytes", 4, 0x0d, STATS_TYPE_BANK0, },
|
|
{ "sw_in_discards", 4, 0x10, STATS_TYPE_PORT, },
|
|
{ "sw_in_filtered", 2, 0x12, STATS_TYPE_PORT, },
|
|
{ "sw_out_filtered", 2, 0x13, STATS_TYPE_PORT, },
|
|
{ "in_discards", 4, 0x00, STATS_TYPE_BANK1, },
|
|
{ "in_filtered", 4, 0x01, STATS_TYPE_BANK1, },
|
|
{ "in_accepted", 4, 0x02, STATS_TYPE_BANK1, },
|
|
{ "in_bad_accepted", 4, 0x03, STATS_TYPE_BANK1, },
|
|
{ "in_good_avb_class_a", 4, 0x04, STATS_TYPE_BANK1, },
|
|
{ "in_good_avb_class_b", 4, 0x05, STATS_TYPE_BANK1, },
|
|
{ "in_bad_avb_class_a", 4, 0x06, STATS_TYPE_BANK1, },
|
|
{ "in_bad_avb_class_b", 4, 0x07, STATS_TYPE_BANK1, },
|
|
{ "tcam_counter_0", 4, 0x08, STATS_TYPE_BANK1, },
|
|
{ "tcam_counter_1", 4, 0x09, STATS_TYPE_BANK1, },
|
|
{ "tcam_counter_2", 4, 0x0a, STATS_TYPE_BANK1, },
|
|
{ "tcam_counter_3", 4, 0x0b, STATS_TYPE_BANK1, },
|
|
{ "in_da_unknown", 4, 0x0e, STATS_TYPE_BANK1, },
|
|
{ "in_management", 4, 0x0f, STATS_TYPE_BANK1, },
|
|
{ "out_queue_0", 4, 0x10, STATS_TYPE_BANK1, },
|
|
{ "out_queue_1", 4, 0x11, STATS_TYPE_BANK1, },
|
|
{ "out_queue_2", 4, 0x12, STATS_TYPE_BANK1, },
|
|
{ "out_queue_3", 4, 0x13, STATS_TYPE_BANK1, },
|
|
{ "out_queue_4", 4, 0x14, STATS_TYPE_BANK1, },
|
|
{ "out_queue_5", 4, 0x15, STATS_TYPE_BANK1, },
|
|
{ "out_queue_6", 4, 0x16, STATS_TYPE_BANK1, },
|
|
{ "out_queue_7", 4, 0x17, STATS_TYPE_BANK1, },
|
|
{ "out_cut_through", 4, 0x18, STATS_TYPE_BANK1, },
|
|
{ "out_octets_a", 4, 0x1a, STATS_TYPE_BANK1, },
|
|
{ "out_octets_b", 4, 0x1b, STATS_TYPE_BANK1, },
|
|
{ "out_management", 4, 0x1f, STATS_TYPE_BANK1, },
|
|
};
|
|
|
|
static uint64_t _mv88e6xxx_get_ethtool_stat(struct mv88e6xxx_chip *chip,
|
|
struct mv88e6xxx_hw_stat *s,
|
|
int port, u16 bank1_select,
|
|
u16 histogram)
|
|
{
|
|
u32 low;
|
|
u32 high = 0;
|
|
u16 reg = 0;
|
|
int err;
|
|
u64 value;
|
|
|
|
switch (s->type) {
|
|
case STATS_TYPE_PORT:
|
|
err = mv88e6xxx_port_read(chip, port, s->reg, ®);
|
|
if (err)
|
|
return U64_MAX;
|
|
|
|
low = reg;
|
|
if (s->size == 4) {
|
|
err = mv88e6xxx_port_read(chip, port, s->reg + 1, ®);
|
|
if (err)
|
|
return U64_MAX;
|
|
high = reg;
|
|
}
|
|
break;
|
|
case STATS_TYPE_BANK1:
|
|
reg = bank1_select;
|
|
/* fall through */
|
|
case STATS_TYPE_BANK0:
|
|
reg |= s->reg | histogram;
|
|
mv88e6xxx_g1_stats_read(chip, reg, &low);
|
|
if (s->size == 8)
|
|
mv88e6xxx_g1_stats_read(chip, reg + 1, &high);
|
|
break;
|
|
default:
|
|
return U64_MAX;
|
|
}
|
|
value = (((u64)high) << 16) | low;
|
|
return value;
|
|
}
|
|
|
|
static int mv88e6xxx_stats_get_strings(struct mv88e6xxx_chip *chip,
|
|
uint8_t *data, int types)
|
|
{
|
|
struct mv88e6xxx_hw_stat *stat;
|
|
int i, j;
|
|
|
|
for (i = 0, j = 0; i < ARRAY_SIZE(mv88e6xxx_hw_stats); i++) {
|
|
stat = &mv88e6xxx_hw_stats[i];
|
|
if (stat->type & types) {
|
|
memcpy(data + j * ETH_GSTRING_LEN, stat->string,
|
|
ETH_GSTRING_LEN);
|
|
j++;
|
|
}
|
|
}
|
|
|
|
return j;
|
|
}
|
|
|
|
static int mv88e6095_stats_get_strings(struct mv88e6xxx_chip *chip,
|
|
uint8_t *data)
|
|
{
|
|
return mv88e6xxx_stats_get_strings(chip, data,
|
|
STATS_TYPE_BANK0 | STATS_TYPE_PORT);
|
|
}
|
|
|
|
static int mv88e6320_stats_get_strings(struct mv88e6xxx_chip *chip,
|
|
uint8_t *data)
|
|
{
|
|
return mv88e6xxx_stats_get_strings(chip, data,
|
|
STATS_TYPE_BANK0 | STATS_TYPE_BANK1);
|
|
}
|
|
|
|
static const uint8_t *mv88e6xxx_atu_vtu_stats_strings[] = {
|
|
"atu_member_violation",
|
|
"atu_miss_violation",
|
|
"atu_full_violation",
|
|
"vtu_member_violation",
|
|
"vtu_miss_violation",
|
|
};
|
|
|
|
static void mv88e6xxx_atu_vtu_get_strings(uint8_t *data)
|
|
{
|
|
unsigned int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(mv88e6xxx_atu_vtu_stats_strings); i++)
|
|
strlcpy(data + i * ETH_GSTRING_LEN,
|
|
mv88e6xxx_atu_vtu_stats_strings[i],
|
|
ETH_GSTRING_LEN);
|
|
}
|
|
|
|
static void mv88e6xxx_get_strings(struct dsa_switch *ds, int port,
|
|
u32 stringset, uint8_t *data)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int count = 0;
|
|
|
|
if (stringset != ETH_SS_STATS)
|
|
return;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
if (chip->info->ops->stats_get_strings)
|
|
count = chip->info->ops->stats_get_strings(chip, data);
|
|
|
|
if (chip->info->ops->serdes_get_strings) {
|
|
data += count * ETH_GSTRING_LEN;
|
|
count = chip->info->ops->serdes_get_strings(chip, port, data);
|
|
}
|
|
|
|
data += count * ETH_GSTRING_LEN;
|
|
mv88e6xxx_atu_vtu_get_strings(data);
|
|
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_stats_get_sset_count(struct mv88e6xxx_chip *chip,
|
|
int types)
|
|
{
|
|
struct mv88e6xxx_hw_stat *stat;
|
|
int i, j;
|
|
|
|
for (i = 0, j = 0; i < ARRAY_SIZE(mv88e6xxx_hw_stats); i++) {
|
|
stat = &mv88e6xxx_hw_stats[i];
|
|
if (stat->type & types)
|
|
j++;
|
|
}
|
|
return j;
|
|
}
|
|
|
|
static int mv88e6095_stats_get_sset_count(struct mv88e6xxx_chip *chip)
|
|
{
|
|
return mv88e6xxx_stats_get_sset_count(chip, STATS_TYPE_BANK0 |
|
|
STATS_TYPE_PORT);
|
|
}
|
|
|
|
static int mv88e6320_stats_get_sset_count(struct mv88e6xxx_chip *chip)
|
|
{
|
|
return mv88e6xxx_stats_get_sset_count(chip, STATS_TYPE_BANK0 |
|
|
STATS_TYPE_BANK1);
|
|
}
|
|
|
|
static int mv88e6xxx_get_sset_count(struct dsa_switch *ds, int port, int sset)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int serdes_count = 0;
|
|
int count = 0;
|
|
|
|
if (sset != ETH_SS_STATS)
|
|
return 0;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (chip->info->ops->stats_get_sset_count)
|
|
count = chip->info->ops->stats_get_sset_count(chip);
|
|
if (count < 0)
|
|
goto out;
|
|
|
|
if (chip->info->ops->serdes_get_sset_count)
|
|
serdes_count = chip->info->ops->serdes_get_sset_count(chip,
|
|
port);
|
|
if (serdes_count < 0) {
|
|
count = serdes_count;
|
|
goto out;
|
|
}
|
|
count += serdes_count;
|
|
count += ARRAY_SIZE(mv88e6xxx_atu_vtu_stats_strings);
|
|
|
|
out:
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return count;
|
|
}
|
|
|
|
static int mv88e6xxx_stats_get_stats(struct mv88e6xxx_chip *chip, int port,
|
|
uint64_t *data, int types,
|
|
u16 bank1_select, u16 histogram)
|
|
{
|
|
struct mv88e6xxx_hw_stat *stat;
|
|
int i, j;
|
|
|
|
for (i = 0, j = 0; i < ARRAY_SIZE(mv88e6xxx_hw_stats); i++) {
|
|
stat = &mv88e6xxx_hw_stats[i];
|
|
if (stat->type & types) {
|
|
mutex_lock(&chip->reg_lock);
|
|
data[j] = _mv88e6xxx_get_ethtool_stat(chip, stat, port,
|
|
bank1_select,
|
|
histogram);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
j++;
|
|
}
|
|
}
|
|
return j;
|
|
}
|
|
|
|
static int mv88e6095_stats_get_stats(struct mv88e6xxx_chip *chip, int port,
|
|
uint64_t *data)
|
|
{
|
|
return mv88e6xxx_stats_get_stats(chip, port, data,
|
|
STATS_TYPE_BANK0 | STATS_TYPE_PORT,
|
|
0, MV88E6XXX_G1_STATS_OP_HIST_RX_TX);
|
|
}
|
|
|
|
static int mv88e6320_stats_get_stats(struct mv88e6xxx_chip *chip, int port,
|
|
uint64_t *data)
|
|
{
|
|
return mv88e6xxx_stats_get_stats(chip, port, data,
|
|
STATS_TYPE_BANK0 | STATS_TYPE_BANK1,
|
|
MV88E6XXX_G1_STATS_OP_BANK_1_BIT_9,
|
|
MV88E6XXX_G1_STATS_OP_HIST_RX_TX);
|
|
}
|
|
|
|
static int mv88e6390_stats_get_stats(struct mv88e6xxx_chip *chip, int port,
|
|
uint64_t *data)
|
|
{
|
|
return mv88e6xxx_stats_get_stats(chip, port, data,
|
|
STATS_TYPE_BANK0 | STATS_TYPE_BANK1,
|
|
MV88E6XXX_G1_STATS_OP_BANK_1_BIT_10,
|
|
0);
|
|
}
|
|
|
|
static void mv88e6xxx_atu_vtu_get_stats(struct mv88e6xxx_chip *chip, int port,
|
|
uint64_t *data)
|
|
{
|
|
*data++ = chip->ports[port].atu_member_violation;
|
|
*data++ = chip->ports[port].atu_miss_violation;
|
|
*data++ = chip->ports[port].atu_full_violation;
|
|
*data++ = chip->ports[port].vtu_member_violation;
|
|
*data++ = chip->ports[port].vtu_miss_violation;
|
|
}
|
|
|
|
static void mv88e6xxx_get_stats(struct mv88e6xxx_chip *chip, int port,
|
|
uint64_t *data)
|
|
{
|
|
int count = 0;
|
|
|
|
if (chip->info->ops->stats_get_stats)
|
|
count = chip->info->ops->stats_get_stats(chip, port, data);
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (chip->info->ops->serdes_get_stats) {
|
|
data += count;
|
|
count = chip->info->ops->serdes_get_stats(chip, port, data);
|
|
}
|
|
data += count;
|
|
mv88e6xxx_atu_vtu_get_stats(chip, port, data);
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static void mv88e6xxx_get_ethtool_stats(struct dsa_switch *ds, int port,
|
|
uint64_t *data)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int ret;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
ret = mv88e6xxx_stats_snapshot(chip, port);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (ret < 0)
|
|
return;
|
|
|
|
mv88e6xxx_get_stats(chip, port, data);
|
|
|
|
}
|
|
|
|
static int mv88e6xxx_get_regs_len(struct dsa_switch *ds, int port)
|
|
{
|
|
return 32 * sizeof(u16);
|
|
}
|
|
|
|
static void mv88e6xxx_get_regs(struct dsa_switch *ds, int port,
|
|
struct ethtool_regs *regs, void *_p)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
u16 reg;
|
|
u16 *p = _p;
|
|
int i;
|
|
|
|
regs->version = chip->info->prod_num;
|
|
|
|
memset(p, 0xff, 32 * sizeof(u16));
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
for (i = 0; i < 32; i++) {
|
|
|
|
err = mv88e6xxx_port_read(chip, port, i, ®);
|
|
if (!err)
|
|
p[i] = reg;
|
|
}
|
|
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_get_mac_eee(struct dsa_switch *ds, int port,
|
|
struct ethtool_eee *e)
|
|
{
|
|
/* Nothing to do on the port's MAC */
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_set_mac_eee(struct dsa_switch *ds, int port,
|
|
struct ethtool_eee *e)
|
|
{
|
|
/* Nothing to do on the port's MAC */
|
|
return 0;
|
|
}
|
|
|
|
static u16 mv88e6xxx_port_vlan(struct mv88e6xxx_chip *chip, int dev, int port)
|
|
{
|
|
struct dsa_switch *ds = NULL;
|
|
struct net_device *br;
|
|
u16 pvlan;
|
|
int i;
|
|
|
|
if (dev < DSA_MAX_SWITCHES)
|
|
ds = chip->ds->dst->ds[dev];
|
|
|
|
/* Prevent frames from unknown switch or port */
|
|
if (!ds || port >= ds->num_ports)
|
|
return 0;
|
|
|
|
/* Frames from DSA links and CPU ports can egress any local port */
|
|
if (dsa_is_cpu_port(ds, port) || dsa_is_dsa_port(ds, port))
|
|
return mv88e6xxx_port_mask(chip);
|
|
|
|
br = ds->ports[port].bridge_dev;
|
|
pvlan = 0;
|
|
|
|
/* Frames from user ports can egress any local DSA links and CPU ports,
|
|
* as well as any local member of their bridge group.
|
|
*/
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); ++i)
|
|
if (dsa_is_cpu_port(chip->ds, i) ||
|
|
dsa_is_dsa_port(chip->ds, i) ||
|
|
(br && dsa_to_port(chip->ds, i)->bridge_dev == br))
|
|
pvlan |= BIT(i);
|
|
|
|
return pvlan;
|
|
}
|
|
|
|
static int mv88e6xxx_port_vlan_map(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
u16 output_ports = mv88e6xxx_port_vlan(chip, chip->ds->index, port);
|
|
|
|
/* prevent frames from going back out of the port they came in on */
|
|
output_ports &= ~BIT(port);
|
|
|
|
return mv88e6xxx_port_set_vlan_map(chip, port, output_ports);
|
|
}
|
|
|
|
static void mv88e6xxx_port_stp_state_set(struct dsa_switch *ds, int port,
|
|
u8 state)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_set_state(chip, port, state);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
dev_err(ds->dev, "p%d: failed to update state\n", port);
|
|
}
|
|
|
|
static int mv88e6xxx_pri_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int err;
|
|
|
|
if (chip->info->ops->ieee_pri_map) {
|
|
err = chip->info->ops->ieee_pri_map(chip);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->ip_pri_map) {
|
|
err = chip->info->ops->ip_pri_map(chip);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_devmap_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int target, port;
|
|
int err;
|
|
|
|
if (!chip->info->global2_addr)
|
|
return 0;
|
|
|
|
/* Initialize the routing port to the 32 possible target devices */
|
|
for (target = 0; target < 32; target++) {
|
|
port = 0x1f;
|
|
if (target < DSA_MAX_SWITCHES)
|
|
if (chip->ds->rtable[target] != DSA_RTABLE_NONE)
|
|
port = chip->ds->rtable[target];
|
|
|
|
err = mv88e6xxx_g2_device_mapping_write(chip, target, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->set_cascade_port) {
|
|
port = MV88E6XXX_CASCADE_PORT_MULTIPLE;
|
|
err = chip->info->ops->set_cascade_port(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
err = mv88e6xxx_g1_set_device_number(chip, chip->ds->index);
|
|
if (err)
|
|
return err;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_trunk_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
/* Clear all trunk masks and mapping */
|
|
if (chip->info->global2_addr)
|
|
return mv88e6xxx_g2_trunk_clear(chip);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_rmu_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (chip->info->ops->rmu_disable)
|
|
return chip->info->ops->rmu_disable(chip);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_pot_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (chip->info->ops->pot_clear)
|
|
return chip->info->ops->pot_clear(chip);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_rsvd2cpu_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (chip->info->ops->mgmt_rsvd2cpu)
|
|
return chip->info->ops->mgmt_rsvd2cpu(chip);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_atu_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int err;
|
|
|
|
err = mv88e6xxx_g1_atu_flush(chip, 0, true);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_g1_atu_set_learn2all(chip, true);
|
|
if (err)
|
|
return err;
|
|
|
|
return mv88e6xxx_g1_atu_set_age_time(chip, 300000);
|
|
}
|
|
|
|
static int mv88e6xxx_irl_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int port;
|
|
int err;
|
|
|
|
if (!chip->info->ops->irl_init_all)
|
|
return 0;
|
|
|
|
for (port = 0; port < mv88e6xxx_num_ports(chip); port++) {
|
|
/* Disable ingress rate limiting by resetting all per port
|
|
* ingress rate limit resources to their initial state.
|
|
*/
|
|
err = chip->info->ops->irl_init_all(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_mac_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (chip->info->ops->set_switch_mac) {
|
|
u8 addr[ETH_ALEN];
|
|
|
|
eth_random_addr(addr);
|
|
|
|
return chip->info->ops->set_switch_mac(chip, addr);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_pvt_map(struct mv88e6xxx_chip *chip, int dev, int port)
|
|
{
|
|
u16 pvlan = 0;
|
|
|
|
if (!mv88e6xxx_has_pvt(chip))
|
|
return -EOPNOTSUPP;
|
|
|
|
/* Skip the local source device, which uses in-chip port VLAN */
|
|
if (dev != chip->ds->index)
|
|
pvlan = mv88e6xxx_port_vlan(chip, dev, port);
|
|
|
|
return mv88e6xxx_g2_pvt_write(chip, dev, port, pvlan);
|
|
}
|
|
|
|
static int mv88e6xxx_pvt_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int dev, port;
|
|
int err;
|
|
|
|
if (!mv88e6xxx_has_pvt(chip))
|
|
return 0;
|
|
|
|
/* Clear 5 Bit Port for usage with Marvell Link Street devices:
|
|
* use 4 bits for the Src_Port/Src_Trunk and 5 bits for the Src_Dev.
|
|
*/
|
|
err = mv88e6xxx_g2_misc_4_bit_port(chip);
|
|
if (err)
|
|
return err;
|
|
|
|
for (dev = 0; dev < MV88E6XXX_MAX_PVT_SWITCHES; ++dev) {
|
|
for (port = 0; port < MV88E6XXX_MAX_PVT_PORTS; ++port) {
|
|
err = mv88e6xxx_pvt_map(chip, dev, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void mv88e6xxx_port_fast_age(struct dsa_switch *ds, int port)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_g1_atu_remove(chip, 0, port, false);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
dev_err(ds->dev, "p%d: failed to flush ATU\n", port);
|
|
}
|
|
|
|
static int mv88e6xxx_vtu_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (!chip->info->max_vid)
|
|
return 0;
|
|
|
|
return mv88e6xxx_g1_vtu_flush(chip);
|
|
}
|
|
|
|
static int mv88e6xxx_vtu_getnext(struct mv88e6xxx_chip *chip,
|
|
struct mv88e6xxx_vtu_entry *entry)
|
|
{
|
|
if (!chip->info->ops->vtu_getnext)
|
|
return -EOPNOTSUPP;
|
|
|
|
return chip->info->ops->vtu_getnext(chip, entry);
|
|
}
|
|
|
|
static int mv88e6xxx_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
struct mv88e6xxx_vtu_entry *entry)
|
|
{
|
|
if (!chip->info->ops->vtu_loadpurge)
|
|
return -EOPNOTSUPP;
|
|
|
|
return chip->info->ops->vtu_loadpurge(chip, entry);
|
|
}
|
|
|
|
static int mv88e6xxx_atu_new(struct mv88e6xxx_chip *chip, u16 *fid)
|
|
{
|
|
DECLARE_BITMAP(fid_bitmap, MV88E6XXX_N_FID);
|
|
struct mv88e6xxx_vtu_entry vlan = {
|
|
.vid = chip->info->max_vid,
|
|
};
|
|
int i, err;
|
|
|
|
bitmap_zero(fid_bitmap, MV88E6XXX_N_FID);
|
|
|
|
/* Set every FID bit used by the (un)bridged ports */
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); ++i) {
|
|
err = mv88e6xxx_port_get_fid(chip, i, fid);
|
|
if (err)
|
|
return err;
|
|
|
|
set_bit(*fid, fid_bitmap);
|
|
}
|
|
|
|
/* Set every FID bit used by the VLAN entries */
|
|
do {
|
|
err = mv88e6xxx_vtu_getnext(chip, &vlan);
|
|
if (err)
|
|
return err;
|
|
|
|
if (!vlan.valid)
|
|
break;
|
|
|
|
set_bit(vlan.fid, fid_bitmap);
|
|
} while (vlan.vid < chip->info->max_vid);
|
|
|
|
/* The reset value 0x000 is used to indicate that multiple address
|
|
* databases are not needed. Return the next positive available.
|
|
*/
|
|
*fid = find_next_zero_bit(fid_bitmap, MV88E6XXX_N_FID, 1);
|
|
if (unlikely(*fid >= mv88e6xxx_num_databases(chip)))
|
|
return -ENOSPC;
|
|
|
|
/* Clear the database */
|
|
return mv88e6xxx_g1_atu_flush(chip, *fid, true);
|
|
}
|
|
|
|
static int mv88e6xxx_vtu_get(struct mv88e6xxx_chip *chip, u16 vid,
|
|
struct mv88e6xxx_vtu_entry *entry, bool new)
|
|
{
|
|
int err;
|
|
|
|
if (!vid)
|
|
return -EINVAL;
|
|
|
|
entry->vid = vid - 1;
|
|
entry->valid = false;
|
|
|
|
err = mv88e6xxx_vtu_getnext(chip, entry);
|
|
if (err)
|
|
return err;
|
|
|
|
if (entry->vid == vid && entry->valid)
|
|
return 0;
|
|
|
|
if (new) {
|
|
int i;
|
|
|
|
/* Initialize a fresh VLAN entry */
|
|
memset(entry, 0, sizeof(*entry));
|
|
entry->valid = true;
|
|
entry->vid = vid;
|
|
|
|
/* Exclude all ports */
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); ++i)
|
|
entry->member[i] =
|
|
MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_NON_MEMBER;
|
|
|
|
return mv88e6xxx_atu_new(chip, &entry->fid);
|
|
}
|
|
|
|
/* switchdev expects -EOPNOTSUPP to honor software VLANs */
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static int mv88e6xxx_port_check_hw_vlan(struct dsa_switch *ds, int port,
|
|
u16 vid_begin, u16 vid_end)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
struct mv88e6xxx_vtu_entry vlan = {
|
|
.vid = vid_begin - 1,
|
|
};
|
|
int i, err;
|
|
|
|
/* DSA and CPU ports have to be members of multiple vlans */
|
|
if (dsa_is_dsa_port(ds, port) || dsa_is_cpu_port(ds, port))
|
|
return 0;
|
|
|
|
if (!vid_begin)
|
|
return -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
do {
|
|
err = mv88e6xxx_vtu_getnext(chip, &vlan);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
if (!vlan.valid)
|
|
break;
|
|
|
|
if (vlan.vid > vid_end)
|
|
break;
|
|
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); ++i) {
|
|
if (dsa_is_dsa_port(ds, i) || dsa_is_cpu_port(ds, i))
|
|
continue;
|
|
|
|
if (!ds->ports[i].slave)
|
|
continue;
|
|
|
|
if (vlan.member[i] ==
|
|
MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_NON_MEMBER)
|
|
continue;
|
|
|
|
if (dsa_to_port(ds, i)->bridge_dev ==
|
|
ds->ports[port].bridge_dev)
|
|
break; /* same bridge, check next VLAN */
|
|
|
|
if (!dsa_to_port(ds, i)->bridge_dev)
|
|
continue;
|
|
|
|
dev_err(ds->dev, "p%d: hw VLAN %d already used by port %d in %s\n",
|
|
port, vlan.vid, i,
|
|
netdev_name(dsa_to_port(ds, i)->bridge_dev));
|
|
err = -EOPNOTSUPP;
|
|
goto unlock;
|
|
}
|
|
} while (vlan.vid < vid_end);
|
|
|
|
unlock:
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_vlan_filtering(struct dsa_switch *ds, int port,
|
|
bool vlan_filtering)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
u16 mode = vlan_filtering ? MV88E6XXX_PORT_CTL2_8021Q_MODE_SECURE :
|
|
MV88E6XXX_PORT_CTL2_8021Q_MODE_DISABLED;
|
|
int err;
|
|
|
|
if (!chip->info->max_vid)
|
|
return -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_set_8021q_mode(chip, port, mode);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int
|
|
mv88e6xxx_port_vlan_prepare(struct dsa_switch *ds, int port,
|
|
const struct switchdev_obj_port_vlan *vlan)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
if (!chip->info->max_vid)
|
|
return -EOPNOTSUPP;
|
|
|
|
/* If the requested port doesn't belong to the same bridge as the VLAN
|
|
* members, do not support it (yet) and fallback to software VLAN.
|
|
*/
|
|
err = mv88e6xxx_port_check_hw_vlan(ds, port, vlan->vid_begin,
|
|
vlan->vid_end);
|
|
if (err)
|
|
return err;
|
|
|
|
/* We don't need any dynamic resource from the kernel (yet),
|
|
* so skip the prepare phase.
|
|
*/
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_port_db_load_purge(struct mv88e6xxx_chip *chip, int port,
|
|
const unsigned char *addr, u16 vid,
|
|
u8 state)
|
|
{
|
|
struct mv88e6xxx_vtu_entry vlan;
|
|
struct mv88e6xxx_atu_entry entry;
|
|
int err;
|
|
|
|
/* Null VLAN ID corresponds to the port private database */
|
|
if (vid == 0)
|
|
err = mv88e6xxx_port_get_fid(chip, port, &vlan.fid);
|
|
else
|
|
err = mv88e6xxx_vtu_get(chip, vid, &vlan, false);
|
|
if (err)
|
|
return err;
|
|
|
|
entry.state = MV88E6XXX_G1_ATU_DATA_STATE_UNUSED;
|
|
ether_addr_copy(entry.mac, addr);
|
|
eth_addr_dec(entry.mac);
|
|
|
|
err = mv88e6xxx_g1_atu_getnext(chip, vlan.fid, &entry);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Initialize a fresh ATU entry if it isn't found */
|
|
if (entry.state == MV88E6XXX_G1_ATU_DATA_STATE_UNUSED ||
|
|
!ether_addr_equal(entry.mac, addr)) {
|
|
memset(&entry, 0, sizeof(entry));
|
|
ether_addr_copy(entry.mac, addr);
|
|
}
|
|
|
|
/* Purge the ATU entry only if no port is using it anymore */
|
|
if (state == MV88E6XXX_G1_ATU_DATA_STATE_UNUSED) {
|
|
entry.portvec &= ~BIT(port);
|
|
if (!entry.portvec)
|
|
entry.state = MV88E6XXX_G1_ATU_DATA_STATE_UNUSED;
|
|
} else {
|
|
entry.portvec |= BIT(port);
|
|
entry.state = state;
|
|
}
|
|
|
|
return mv88e6xxx_g1_atu_loadpurge(chip, vlan.fid, &entry);
|
|
}
|
|
|
|
static int mv88e6xxx_port_add_broadcast(struct mv88e6xxx_chip *chip, int port,
|
|
u16 vid)
|
|
{
|
|
const char broadcast[6] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };
|
|
u8 state = MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC;
|
|
|
|
return mv88e6xxx_port_db_load_purge(chip, port, broadcast, vid, state);
|
|
}
|
|
|
|
static int mv88e6xxx_broadcast_setup(struct mv88e6xxx_chip *chip, u16 vid)
|
|
{
|
|
int port;
|
|
int err;
|
|
|
|
for (port = 0; port < mv88e6xxx_num_ports(chip); port++) {
|
|
err = mv88e6xxx_port_add_broadcast(chip, port, vid);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int _mv88e6xxx_port_vlan_add(struct mv88e6xxx_chip *chip, int port,
|
|
u16 vid, u8 member)
|
|
{
|
|
struct mv88e6xxx_vtu_entry vlan;
|
|
int err;
|
|
|
|
err = mv88e6xxx_vtu_get(chip, vid, &vlan, true);
|
|
if (err)
|
|
return err;
|
|
|
|
vlan.member[port] = member;
|
|
|
|
err = mv88e6xxx_vtu_loadpurge(chip, &vlan);
|
|
if (err)
|
|
return err;
|
|
|
|
return mv88e6xxx_broadcast_setup(chip, vid);
|
|
}
|
|
|
|
static void mv88e6xxx_port_vlan_add(struct dsa_switch *ds, int port,
|
|
const struct switchdev_obj_port_vlan *vlan)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
bool untagged = vlan->flags & BRIDGE_VLAN_INFO_UNTAGGED;
|
|
bool pvid = vlan->flags & BRIDGE_VLAN_INFO_PVID;
|
|
u8 member;
|
|
u16 vid;
|
|
|
|
if (!chip->info->max_vid)
|
|
return;
|
|
|
|
if (dsa_is_dsa_port(ds, port) || dsa_is_cpu_port(ds, port))
|
|
member = MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_UNMODIFIED;
|
|
else if (untagged)
|
|
member = MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_UNTAGGED;
|
|
else
|
|
member = MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_TAGGED;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
for (vid = vlan->vid_begin; vid <= vlan->vid_end; ++vid)
|
|
if (_mv88e6xxx_port_vlan_add(chip, port, vid, member))
|
|
dev_err(ds->dev, "p%d: failed to add VLAN %d%c\n", port,
|
|
vid, untagged ? 'u' : 't');
|
|
|
|
if (pvid && mv88e6xxx_port_set_pvid(chip, port, vlan->vid_end))
|
|
dev_err(ds->dev, "p%d: failed to set PVID %d\n", port,
|
|
vlan->vid_end);
|
|
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int _mv88e6xxx_port_vlan_del(struct mv88e6xxx_chip *chip,
|
|
int port, u16 vid)
|
|
{
|
|
struct mv88e6xxx_vtu_entry vlan;
|
|
int i, err;
|
|
|
|
err = mv88e6xxx_vtu_get(chip, vid, &vlan, false);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Tell switchdev if this VLAN is handled in software */
|
|
if (vlan.member[port] == MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_NON_MEMBER)
|
|
return -EOPNOTSUPP;
|
|
|
|
vlan.member[port] = MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_NON_MEMBER;
|
|
|
|
/* keep the VLAN unless all ports are excluded */
|
|
vlan.valid = false;
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); ++i) {
|
|
if (vlan.member[i] !=
|
|
MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_NON_MEMBER) {
|
|
vlan.valid = true;
|
|
break;
|
|
}
|
|
}
|
|
|
|
err = mv88e6xxx_vtu_loadpurge(chip, &vlan);
|
|
if (err)
|
|
return err;
|
|
|
|
return mv88e6xxx_g1_atu_remove(chip, vlan.fid, port, false);
|
|
}
|
|
|
|
static int mv88e6xxx_port_vlan_del(struct dsa_switch *ds, int port,
|
|
const struct switchdev_obj_port_vlan *vlan)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
u16 pvid, vid;
|
|
int err = 0;
|
|
|
|
if (!chip->info->max_vid)
|
|
return -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
err = mv88e6xxx_port_get_pvid(chip, port, &pvid);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
for (vid = vlan->vid_begin; vid <= vlan->vid_end; ++vid) {
|
|
err = _mv88e6xxx_port_vlan_del(chip, port, vid);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
if (vid == pvid) {
|
|
err = mv88e6xxx_port_set_pvid(chip, port, 0);
|
|
if (err)
|
|
goto unlock;
|
|
}
|
|
}
|
|
|
|
unlock:
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_fdb_add(struct dsa_switch *ds, int port,
|
|
const unsigned char *addr, u16 vid)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_db_load_purge(chip, port, addr, vid,
|
|
MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_fdb_del(struct dsa_switch *ds, int port,
|
|
const unsigned char *addr, u16 vid)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_db_load_purge(chip, port, addr, vid,
|
|
MV88E6XXX_G1_ATU_DATA_STATE_UNUSED);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_db_dump_fid(struct mv88e6xxx_chip *chip,
|
|
u16 fid, u16 vid, int port,
|
|
dsa_fdb_dump_cb_t *cb, void *data)
|
|
{
|
|
struct mv88e6xxx_atu_entry addr;
|
|
bool is_static;
|
|
int err;
|
|
|
|
addr.state = MV88E6XXX_G1_ATU_DATA_STATE_UNUSED;
|
|
eth_broadcast_addr(addr.mac);
|
|
|
|
do {
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_g1_atu_getnext(chip, fid, &addr);
|
|
mutex_unlock(&chip->reg_lock);
|
|
if (err)
|
|
return err;
|
|
|
|
if (addr.state == MV88E6XXX_G1_ATU_DATA_STATE_UNUSED)
|
|
break;
|
|
|
|
if (addr.trunk || (addr.portvec & BIT(port)) == 0)
|
|
continue;
|
|
|
|
if (!is_unicast_ether_addr(addr.mac))
|
|
continue;
|
|
|
|
is_static = (addr.state ==
|
|
MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC);
|
|
err = cb(addr.mac, vid, is_static, data);
|
|
if (err)
|
|
return err;
|
|
} while (!is_broadcast_ether_addr(addr.mac));
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_db_dump(struct mv88e6xxx_chip *chip, int port,
|
|
dsa_fdb_dump_cb_t *cb, void *data)
|
|
{
|
|
struct mv88e6xxx_vtu_entry vlan = {
|
|
.vid = chip->info->max_vid,
|
|
};
|
|
u16 fid;
|
|
int err;
|
|
|
|
/* Dump port's default Filtering Information Database (VLAN ID 0) */
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_get_fid(chip, port, &fid);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_port_db_dump_fid(chip, fid, 0, port, cb, data);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Dump VLANs' Filtering Information Databases */
|
|
do {
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_vtu_getnext(chip, &vlan);
|
|
mutex_unlock(&chip->reg_lock);
|
|
if (err)
|
|
return err;
|
|
|
|
if (!vlan.valid)
|
|
break;
|
|
|
|
err = mv88e6xxx_port_db_dump_fid(chip, vlan.fid, vlan.vid, port,
|
|
cb, data);
|
|
if (err)
|
|
return err;
|
|
} while (vlan.vid < chip->info->max_vid);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_fdb_dump(struct dsa_switch *ds, int port,
|
|
dsa_fdb_dump_cb_t *cb, void *data)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
return mv88e6xxx_port_db_dump(chip, port, cb, data);
|
|
}
|
|
|
|
static int mv88e6xxx_bridge_map(struct mv88e6xxx_chip *chip,
|
|
struct net_device *br)
|
|
{
|
|
struct dsa_switch *ds;
|
|
int port;
|
|
int dev;
|
|
int err;
|
|
|
|
/* Remap the Port VLAN of each local bridge group member */
|
|
for (port = 0; port < mv88e6xxx_num_ports(chip); ++port) {
|
|
if (chip->ds->ports[port].bridge_dev == br) {
|
|
err = mv88e6xxx_port_vlan_map(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
}
|
|
|
|
if (!mv88e6xxx_has_pvt(chip))
|
|
return 0;
|
|
|
|
/* Remap the Port VLAN of each cross-chip bridge group member */
|
|
for (dev = 0; dev < DSA_MAX_SWITCHES; ++dev) {
|
|
ds = chip->ds->dst->ds[dev];
|
|
if (!ds)
|
|
break;
|
|
|
|
for (port = 0; port < ds->num_ports; ++port) {
|
|
if (ds->ports[port].bridge_dev == br) {
|
|
err = mv88e6xxx_pvt_map(chip, dev, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_port_bridge_join(struct dsa_switch *ds, int port,
|
|
struct net_device *br)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_bridge_map(chip, br);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mv88e6xxx_port_bridge_leave(struct dsa_switch *ds, int port,
|
|
struct net_device *br)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (mv88e6xxx_bridge_map(chip, br) ||
|
|
mv88e6xxx_port_vlan_map(chip, port))
|
|
dev_err(ds->dev, "failed to remap in-chip Port VLAN\n");
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_crosschip_bridge_join(struct dsa_switch *ds, int dev,
|
|
int port, struct net_device *br)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
if (!mv88e6xxx_has_pvt(chip))
|
|
return 0;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_pvt_map(chip, dev, port);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mv88e6xxx_crosschip_bridge_leave(struct dsa_switch *ds, int dev,
|
|
int port, struct net_device *br)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
if (!mv88e6xxx_has_pvt(chip))
|
|
return;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (mv88e6xxx_pvt_map(chip, dev, port))
|
|
dev_err(ds->dev, "failed to remap cross-chip Port VLAN\n");
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_software_reset(struct mv88e6xxx_chip *chip)
|
|
{
|
|
if (chip->info->ops->reset)
|
|
return chip->info->ops->reset(chip);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void mv88e6xxx_hardware_reset(struct mv88e6xxx_chip *chip)
|
|
{
|
|
struct gpio_desc *gpiod = chip->reset;
|
|
|
|
/* If there is a GPIO connected to the reset pin, toggle it */
|
|
if (gpiod) {
|
|
gpiod_set_value_cansleep(gpiod, 1);
|
|
usleep_range(10000, 20000);
|
|
gpiod_set_value_cansleep(gpiod, 0);
|
|
usleep_range(10000, 20000);
|
|
}
|
|
}
|
|
|
|
static int mv88e6xxx_disable_ports(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int i, err;
|
|
|
|
/* Set all ports to the Disabled state */
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); i++) {
|
|
err = mv88e6xxx_port_set_state(chip, i, BR_STATE_DISABLED);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
/* Wait for transmit queues to drain,
|
|
* i.e. 2ms for a maximum frame to be transmitted at 10 Mbps.
|
|
*/
|
|
usleep_range(2000, 4000);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_switch_reset(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int err;
|
|
|
|
err = mv88e6xxx_disable_ports(chip);
|
|
if (err)
|
|
return err;
|
|
|
|
mv88e6xxx_hardware_reset(chip);
|
|
|
|
return mv88e6xxx_software_reset(chip);
|
|
}
|
|
|
|
static int mv88e6xxx_set_port_mode(struct mv88e6xxx_chip *chip, int port,
|
|
enum mv88e6xxx_frame_mode frame,
|
|
enum mv88e6xxx_egress_mode egress, u16 etype)
|
|
{
|
|
int err;
|
|
|
|
if (!chip->info->ops->port_set_frame_mode)
|
|
return -EOPNOTSUPP;
|
|
|
|
err = mv88e6xxx_port_set_egress_mode(chip, port, egress);
|
|
if (err)
|
|
return err;
|
|
|
|
err = chip->info->ops->port_set_frame_mode(chip, port, frame);
|
|
if (err)
|
|
return err;
|
|
|
|
if (chip->info->ops->port_set_ether_type)
|
|
return chip->info->ops->port_set_ether_type(chip, port, etype);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_set_port_mode_normal(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
return mv88e6xxx_set_port_mode(chip, port, MV88E6XXX_FRAME_MODE_NORMAL,
|
|
MV88E6XXX_EGRESS_MODE_UNMODIFIED,
|
|
MV88E6XXX_PORT_ETH_TYPE_DEFAULT);
|
|
}
|
|
|
|
static int mv88e6xxx_set_port_mode_dsa(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
return mv88e6xxx_set_port_mode(chip, port, MV88E6XXX_FRAME_MODE_DSA,
|
|
MV88E6XXX_EGRESS_MODE_UNMODIFIED,
|
|
MV88E6XXX_PORT_ETH_TYPE_DEFAULT);
|
|
}
|
|
|
|
static int mv88e6xxx_set_port_mode_edsa(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
return mv88e6xxx_set_port_mode(chip, port,
|
|
MV88E6XXX_FRAME_MODE_ETHERTYPE,
|
|
MV88E6XXX_EGRESS_MODE_ETHERTYPE,
|
|
ETH_P_EDSA);
|
|
}
|
|
|
|
static int mv88e6xxx_setup_port_mode(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
if (dsa_is_dsa_port(chip->ds, port))
|
|
return mv88e6xxx_set_port_mode_dsa(chip, port);
|
|
|
|
if (dsa_is_user_port(chip->ds, port))
|
|
return mv88e6xxx_set_port_mode_normal(chip, port);
|
|
|
|
/* Setup CPU port mode depending on its supported tag format */
|
|
if (chip->info->tag_protocol == DSA_TAG_PROTO_DSA)
|
|
return mv88e6xxx_set_port_mode_dsa(chip, port);
|
|
|
|
if (chip->info->tag_protocol == DSA_TAG_PROTO_EDSA)
|
|
return mv88e6xxx_set_port_mode_edsa(chip, port);
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int mv88e6xxx_setup_message_port(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
bool message = dsa_is_dsa_port(chip->ds, port);
|
|
|
|
return mv88e6xxx_port_set_message_port(chip, port, message);
|
|
}
|
|
|
|
static int mv88e6xxx_setup_egress_floods(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
struct dsa_switch *ds = chip->ds;
|
|
bool flood;
|
|
|
|
/* Upstream ports flood frames with unknown unicast or multicast DA */
|
|
flood = dsa_is_cpu_port(ds, port) || dsa_is_dsa_port(ds, port);
|
|
if (chip->info->ops->port_set_egress_floods)
|
|
return chip->info->ops->port_set_egress_floods(chip, port,
|
|
flood, flood);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_serdes_power(struct mv88e6xxx_chip *chip, int port,
|
|
bool on)
|
|
{
|
|
if (chip->info->ops->serdes_power)
|
|
return chip->info->ops->serdes_power(chip, port, on);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_setup_upstream_port(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
struct dsa_switch *ds = chip->ds;
|
|
int upstream_port;
|
|
int err;
|
|
|
|
upstream_port = dsa_upstream_port(ds, port);
|
|
if (chip->info->ops->port_set_upstream_port) {
|
|
err = chip->info->ops->port_set_upstream_port(chip, port,
|
|
upstream_port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (port == upstream_port) {
|
|
if (chip->info->ops->set_cpu_port) {
|
|
err = chip->info->ops->set_cpu_port(chip,
|
|
upstream_port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->set_egress_port) {
|
|
err = chip->info->ops->set_egress_port(chip,
|
|
upstream_port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_setup_port(struct mv88e6xxx_chip *chip, int port)
|
|
{
|
|
struct dsa_switch *ds = chip->ds;
|
|
int err;
|
|
u16 reg;
|
|
|
|
chip->ports[port].chip = chip;
|
|
chip->ports[port].port = port;
|
|
|
|
/* MAC Forcing register: don't force link, speed, duplex or flow control
|
|
* state to any particular values on physical ports, but force the CPU
|
|
* port and all DSA ports to their maximum bandwidth and full duplex.
|
|
*/
|
|
if (dsa_is_cpu_port(ds, port) || dsa_is_dsa_port(ds, port))
|
|
err = mv88e6xxx_port_setup_mac(chip, port, LINK_FORCED_UP,
|
|
SPEED_MAX, DUPLEX_FULL,
|
|
PAUSE_OFF,
|
|
PHY_INTERFACE_MODE_NA);
|
|
else
|
|
err = mv88e6xxx_port_setup_mac(chip, port, LINK_UNFORCED,
|
|
SPEED_UNFORCED, DUPLEX_UNFORCED,
|
|
PAUSE_ON,
|
|
PHY_INTERFACE_MODE_NA);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Port Control: disable Drop-on-Unlock, disable Drop-on-Lock,
|
|
* disable Header mode, enable IGMP/MLD snooping, disable VLAN
|
|
* tunneling, determine priority by looking at 802.1p and IP
|
|
* priority fields (IP prio has precedence), and set STP state
|
|
* to Forwarding.
|
|
*
|
|
* If this is the CPU link, use DSA or EDSA tagging depending
|
|
* on which tagging mode was configured.
|
|
*
|
|
* If this is a link to another switch, use DSA tagging mode.
|
|
*
|
|
* If this is the upstream port for this switch, enable
|
|
* forwarding of unknown unicasts and multicasts.
|
|
*/
|
|
reg = MV88E6XXX_PORT_CTL0_IGMP_MLD_SNOOP |
|
|
MV88E6185_PORT_CTL0_USE_TAG | MV88E6185_PORT_CTL0_USE_IP |
|
|
MV88E6XXX_PORT_CTL0_STATE_FORWARDING;
|
|
err = mv88e6xxx_port_write(chip, port, MV88E6XXX_PORT_CTL0, reg);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_setup_port_mode(chip, port);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_setup_egress_floods(chip, port);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Enable the SERDES interface for DSA and CPU ports. Normal
|
|
* ports SERDES are enabled when the port is enabled, thus
|
|
* saving a bit of power.
|
|
*/
|
|
if ((dsa_is_cpu_port(ds, port) || dsa_is_dsa_port(ds, port))) {
|
|
err = mv88e6xxx_serdes_power(chip, port, true);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
/* Port Control 2: don't force a good FCS, set the maximum frame size to
|
|
* 10240 bytes, disable 802.1q tags checking, don't discard tagged or
|
|
* untagged frames on this port, do a destination address lookup on all
|
|
* received packets as usual, disable ARP mirroring and don't send a
|
|
* copy of all transmitted/received frames on this port to the CPU.
|
|
*/
|
|
err = mv88e6xxx_port_set_map_da(chip, port);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_setup_upstream_port(chip, port);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_port_set_8021q_mode(chip, port,
|
|
MV88E6XXX_PORT_CTL2_8021Q_MODE_DISABLED);
|
|
if (err)
|
|
return err;
|
|
|
|
if (chip->info->ops->port_set_jumbo_size) {
|
|
err = chip->info->ops->port_set_jumbo_size(chip, port, 10240);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
/* Port Association Vector: when learning source addresses
|
|
* of packets, add the address to the address database using
|
|
* a port bitmap that has only the bit for this port set and
|
|
* the other bits clear.
|
|
*/
|
|
reg = 1 << port;
|
|
/* Disable learning for CPU port */
|
|
if (dsa_is_cpu_port(ds, port))
|
|
reg = 0;
|
|
|
|
err = mv88e6xxx_port_write(chip, port, MV88E6XXX_PORT_ASSOC_VECTOR,
|
|
reg);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Egress rate control 2: disable egress rate control. */
|
|
err = mv88e6xxx_port_write(chip, port, MV88E6XXX_PORT_EGRESS_RATE_CTL2,
|
|
0x0000);
|
|
if (err)
|
|
return err;
|
|
|
|
if (chip->info->ops->port_pause_limit) {
|
|
err = chip->info->ops->port_pause_limit(chip, port, 0, 0);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->port_disable_learn_limit) {
|
|
err = chip->info->ops->port_disable_learn_limit(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->port_disable_pri_override) {
|
|
err = chip->info->ops->port_disable_pri_override(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->port_tag_remap) {
|
|
err = chip->info->ops->port_tag_remap(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
if (chip->info->ops->port_egress_rate_limiting) {
|
|
err = chip->info->ops->port_egress_rate_limiting(chip, port);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
err = mv88e6xxx_setup_message_port(chip, port);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Port based VLAN map: give each port the same default address
|
|
* database, and allow bidirectional communication between the
|
|
* CPU and DSA port(s), and the other ports.
|
|
*/
|
|
err = mv88e6xxx_port_set_fid(chip, port, 0);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6xxx_port_vlan_map(chip, port);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Default VLAN ID and priority: don't set a default VLAN
|
|
* ID, and set the default packet priority to zero.
|
|
*/
|
|
return mv88e6xxx_port_write(chip, port, MV88E6XXX_PORT_DEFAULT_VLAN, 0);
|
|
}
|
|
|
|
static int mv88e6xxx_port_enable(struct dsa_switch *ds, int port,
|
|
struct phy_device *phydev)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
err = mv88e6xxx_serdes_power(chip, port, true);
|
|
|
|
if (!err && chip->info->ops->serdes_irq_setup)
|
|
err = chip->info->ops->serdes_irq_setup(chip, port);
|
|
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mv88e6xxx_port_disable(struct dsa_switch *ds, int port,
|
|
struct phy_device *phydev)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
if (chip->info->ops->serdes_irq_free)
|
|
chip->info->ops->serdes_irq_free(chip, port);
|
|
|
|
if (mv88e6xxx_serdes_power(chip, port, false))
|
|
dev_err(chip->dev, "failed to power off SERDES\n");
|
|
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_set_ageing_time(struct dsa_switch *ds,
|
|
unsigned int ageing_time)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_g1_atu_set_age_time(chip, ageing_time);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_stats_setup(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int err;
|
|
|
|
/* Initialize the statistics unit */
|
|
if (chip->info->ops->stats_set_histogram) {
|
|
err = chip->info->ops->stats_set_histogram(chip);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
return mv88e6xxx_g1_stats_clear(chip);
|
|
}
|
|
|
|
/* The mv88e6390 has some hidden registers used for debug and
|
|
* development. The errata also makes use of them.
|
|
*/
|
|
static int mv88e6390_hidden_write(struct mv88e6xxx_chip *chip, int port,
|
|
int reg, u16 val)
|
|
{
|
|
u16 ctrl;
|
|
int err;
|
|
|
|
err = mv88e6xxx_port_write(chip, PORT_RESERVED_1A_DATA_PORT,
|
|
PORT_RESERVED_1A, val);
|
|
if (err)
|
|
return err;
|
|
|
|
ctrl = PORT_RESERVED_1A_BUSY | PORT_RESERVED_1A_WRITE |
|
|
PORT_RESERVED_1A_BLOCK | port << PORT_RESERVED_1A_PORT_SHIFT |
|
|
reg;
|
|
|
|
return mv88e6xxx_port_write(chip, PORT_RESERVED_1A_CTRL_PORT,
|
|
PORT_RESERVED_1A, ctrl);
|
|
}
|
|
|
|
static int mv88e6390_hidden_wait(struct mv88e6xxx_chip *chip)
|
|
{
|
|
return mv88e6xxx_wait(chip, PORT_RESERVED_1A_CTRL_PORT,
|
|
PORT_RESERVED_1A, PORT_RESERVED_1A_BUSY);
|
|
}
|
|
|
|
|
|
static int mv88e6390_hidden_read(struct mv88e6xxx_chip *chip, int port,
|
|
int reg, u16 *val)
|
|
{
|
|
u16 ctrl;
|
|
int err;
|
|
|
|
ctrl = PORT_RESERVED_1A_BUSY | PORT_RESERVED_1A_READ |
|
|
PORT_RESERVED_1A_BLOCK | port << PORT_RESERVED_1A_PORT_SHIFT |
|
|
reg;
|
|
|
|
err = mv88e6xxx_port_write(chip, PORT_RESERVED_1A_CTRL_PORT,
|
|
PORT_RESERVED_1A, ctrl);
|
|
if (err)
|
|
return err;
|
|
|
|
err = mv88e6390_hidden_wait(chip);
|
|
if (err)
|
|
return err;
|
|
|
|
return mv88e6xxx_port_read(chip, PORT_RESERVED_1A_DATA_PORT,
|
|
PORT_RESERVED_1A, val);
|
|
}
|
|
|
|
/* Check if the errata has already been applied. */
|
|
static bool mv88e6390_setup_errata_applied(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int port;
|
|
int err;
|
|
u16 val;
|
|
|
|
for (port = 0; port < mv88e6xxx_num_ports(chip); port++) {
|
|
err = mv88e6390_hidden_read(chip, port, 0, &val);
|
|
if (err) {
|
|
dev_err(chip->dev,
|
|
"Error reading hidden register: %d\n", err);
|
|
return false;
|
|
}
|
|
if (val != 0x01c0)
|
|
return false;
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
/* The 6390 copper ports have an errata which require poking magic
|
|
* values into undocumented hidden registers and then performing a
|
|
* software reset.
|
|
*/
|
|
static int mv88e6390_setup_errata(struct mv88e6xxx_chip *chip)
|
|
{
|
|
int port;
|
|
int err;
|
|
|
|
if (mv88e6390_setup_errata_applied(chip))
|
|
return 0;
|
|
|
|
/* Set the ports into blocking mode */
|
|
for (port = 0; port < mv88e6xxx_num_ports(chip); port++) {
|
|
err = mv88e6xxx_port_set_state(chip, port, BR_STATE_DISABLED);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
for (port = 0; port < mv88e6xxx_num_ports(chip); port++) {
|
|
err = mv88e6390_hidden_write(chip, port, 0, 0x01c0);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
return mv88e6xxx_software_reset(chip);
|
|
}
|
|
|
|
static int mv88e6xxx_setup(struct dsa_switch *ds)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
u8 cmode;
|
|
int err;
|
|
int i;
|
|
|
|
chip->ds = ds;
|
|
ds->slave_mii_bus = mv88e6xxx_default_mdio_bus(chip);
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
|
|
if (chip->info->ops->setup_errata) {
|
|
err = chip->info->ops->setup_errata(chip);
|
|
if (err)
|
|
goto unlock;
|
|
}
|
|
|
|
/* Cache the cmode of each port. */
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); i++) {
|
|
if (chip->info->ops->port_get_cmode) {
|
|
err = chip->info->ops->port_get_cmode(chip, i, &cmode);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
chip->ports[i].cmode = cmode;
|
|
}
|
|
}
|
|
|
|
/* Setup Switch Port Registers */
|
|
for (i = 0; i < mv88e6xxx_num_ports(chip); i++) {
|
|
if (dsa_is_unused_port(ds, i))
|
|
continue;
|
|
|
|
err = mv88e6xxx_setup_port(chip, i);
|
|
if (err)
|
|
goto unlock;
|
|
}
|
|
|
|
err = mv88e6xxx_irl_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_mac_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_phy_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_vtu_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_pvt_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_atu_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_broadcast_setup(chip, 0);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_pot_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_rmu_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_rsvd2cpu_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_trunk_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_devmap_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_pri_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
/* Setup PTP Hardware Clock and timestamping */
|
|
if (chip->info->ptp_support) {
|
|
err = mv88e6xxx_ptp_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
err = mv88e6xxx_hwtstamp_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
}
|
|
|
|
err = mv88e6xxx_stats_setup(chip);
|
|
if (err)
|
|
goto unlock;
|
|
|
|
unlock:
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_mdio_read(struct mii_bus *bus, int phy, int reg)
|
|
{
|
|
struct mv88e6xxx_mdio_bus *mdio_bus = bus->priv;
|
|
struct mv88e6xxx_chip *chip = mdio_bus->chip;
|
|
u16 val;
|
|
int err;
|
|
|
|
if (!chip->info->ops->phy_read)
|
|
return -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = chip->info->ops->phy_read(chip, bus, phy, reg, &val);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (reg == MII_PHYSID2) {
|
|
/* Some internal PHYs don't have a model number. */
|
|
if (chip->info->family != MV88E6XXX_FAMILY_6165)
|
|
/* Then there is the 6165 family. It gets is
|
|
* PHYs correct. But it can also have two
|
|
* SERDES interfaces in the PHY address
|
|
* space. And these don't have a model
|
|
* number. But they are not PHYs, so we don't
|
|
* want to give them something a PHY driver
|
|
* will recognise.
|
|
*
|
|
* Use the mv88e6390 family model number
|
|
* instead, for anything which really could be
|
|
* a PHY,
|
|
*/
|
|
if (!(val & 0x3f0))
|
|
val |= MV88E6XXX_PORT_SWITCH_ID_PROD_6390 >> 4;
|
|
}
|
|
|
|
return err ? err : val;
|
|
}
|
|
|
|
static int mv88e6xxx_mdio_write(struct mii_bus *bus, int phy, int reg, u16 val)
|
|
{
|
|
struct mv88e6xxx_mdio_bus *mdio_bus = bus->priv;
|
|
struct mv88e6xxx_chip *chip = mdio_bus->chip;
|
|
int err;
|
|
|
|
if (!chip->info->ops->phy_write)
|
|
return -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = chip->info->ops->phy_write(chip, bus, phy, reg, val);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_mdio_register(struct mv88e6xxx_chip *chip,
|
|
struct device_node *np,
|
|
bool external)
|
|
{
|
|
static int index;
|
|
struct mv88e6xxx_mdio_bus *mdio_bus;
|
|
struct mii_bus *bus;
|
|
int err;
|
|
|
|
if (external) {
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_g2_scratch_gpio_set_smi(chip, true);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
bus = devm_mdiobus_alloc_size(chip->dev, sizeof(*mdio_bus));
|
|
if (!bus)
|
|
return -ENOMEM;
|
|
|
|
mdio_bus = bus->priv;
|
|
mdio_bus->bus = bus;
|
|
mdio_bus->chip = chip;
|
|
INIT_LIST_HEAD(&mdio_bus->list);
|
|
mdio_bus->external = external;
|
|
|
|
if (np) {
|
|
bus->name = np->full_name;
|
|
snprintf(bus->id, MII_BUS_ID_SIZE, "%pOF", np);
|
|
} else {
|
|
bus->name = "mv88e6xxx SMI";
|
|
snprintf(bus->id, MII_BUS_ID_SIZE, "mv88e6xxx-%d", index++);
|
|
}
|
|
|
|
bus->read = mv88e6xxx_mdio_read;
|
|
bus->write = mv88e6xxx_mdio_write;
|
|
bus->parent = chip->dev;
|
|
|
|
if (!external) {
|
|
err = mv88e6xxx_g2_irq_mdio_setup(chip, bus);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
err = of_mdiobus_register(bus, np);
|
|
if (err) {
|
|
dev_err(chip->dev, "Cannot register MDIO bus (%d)\n", err);
|
|
mv88e6xxx_g2_irq_mdio_free(chip, bus);
|
|
return err;
|
|
}
|
|
|
|
if (external)
|
|
list_add_tail(&mdio_bus->list, &chip->mdios);
|
|
else
|
|
list_add(&mdio_bus->list, &chip->mdios);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id mv88e6xxx_mdio_external_match[] = {
|
|
{ .compatible = "marvell,mv88e6xxx-mdio-external",
|
|
.data = (void *)true },
|
|
{ },
|
|
};
|
|
|
|
static void mv88e6xxx_mdios_unregister(struct mv88e6xxx_chip *chip)
|
|
|
|
{
|
|
struct mv88e6xxx_mdio_bus *mdio_bus;
|
|
struct mii_bus *bus;
|
|
|
|
list_for_each_entry(mdio_bus, &chip->mdios, list) {
|
|
bus = mdio_bus->bus;
|
|
|
|
if (!mdio_bus->external)
|
|
mv88e6xxx_g2_irq_mdio_free(chip, bus);
|
|
|
|
mdiobus_unregister(bus);
|
|
}
|
|
}
|
|
|
|
static int mv88e6xxx_mdios_register(struct mv88e6xxx_chip *chip,
|
|
struct device_node *np)
|
|
{
|
|
const struct of_device_id *match;
|
|
struct device_node *child;
|
|
int err;
|
|
|
|
/* Always register one mdio bus for the internal/default mdio
|
|
* bus. This maybe represented in the device tree, but is
|
|
* optional.
|
|
*/
|
|
child = of_get_child_by_name(np, "mdio");
|
|
err = mv88e6xxx_mdio_register(chip, child, false);
|
|
if (err)
|
|
return err;
|
|
|
|
/* Walk the device tree, and see if there are any other nodes
|
|
* which say they are compatible with the external mdio
|
|
* bus.
|
|
*/
|
|
for_each_available_child_of_node(np, child) {
|
|
match = of_match_node(mv88e6xxx_mdio_external_match, child);
|
|
if (match) {
|
|
err = mv88e6xxx_mdio_register(chip, child, true);
|
|
if (err) {
|
|
mv88e6xxx_mdios_unregister(chip);
|
|
return err;
|
|
}
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_get_eeprom_len(struct dsa_switch *ds)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
return chip->eeprom_len;
|
|
}
|
|
|
|
static int mv88e6xxx_get_eeprom(struct dsa_switch *ds,
|
|
struct ethtool_eeprom *eeprom, u8 *data)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
if (!chip->info->ops->get_eeprom)
|
|
return -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = chip->info->ops->get_eeprom(chip, eeprom, data);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
eeprom->magic = 0xc3ec4951;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mv88e6xxx_set_eeprom(struct dsa_switch *ds,
|
|
struct ethtool_eeprom *eeprom, u8 *data)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
if (!chip->info->ops->set_eeprom)
|
|
return -EOPNOTSUPP;
|
|
|
|
if (eeprom->magic != 0xc3ec4951)
|
|
return -EINVAL;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = chip->info->ops->set_eeprom(chip, eeprom, data);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static const struct mv88e6xxx_ops mv88e6085_ops = {
|
|
/* MV88E6XXX_FAMILY_6097 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g1_set_switch_mac,
|
|
.phy_read = mv88e6185_phy_ppu_read,
|
|
.phy_write = mv88e6185_phy_ppu_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.reset = mv88e6185_g1_reset,
|
|
.rmu_disable = mv88e6085_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6095_ops = {
|
|
/* MV88E6XXX_FAMILY_6095 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.set_switch_mac = mv88e6xxx_g1_set_switch_mac,
|
|
.phy_read = mv88e6185_phy_ppu_read,
|
|
.phy_write = mv88e6185_phy_ppu_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_set_frame_mode = mv88e6085_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6185_port_set_egress_floods,
|
|
.port_set_upstream_port = mv88e6095_port_set_upstream_port,
|
|
.port_link_state = mv88e6185_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.mgmt_rsvd2cpu = mv88e6185_g2_mgmt_rsvd2cpu,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.reset = mv88e6185_g1_reset,
|
|
.vtu_getnext = mv88e6185_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6185_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6097_ops = {
|
|
/* MV88E6XXX_FAMILY_6097 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6095_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6085_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6123_ops = {
|
|
/* MV88E6XXX_FAMILY_6165 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_set_frame_mode = mv88e6085_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6131_ops = {
|
|
/* MV88E6XXX_FAMILY_6185 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.set_switch_mac = mv88e6xxx_g1_set_switch_mac,
|
|
.phy_read = mv88e6185_phy_ppu_read,
|
|
.phy_write = mv88e6185_phy_ppu_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6185_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_upstream_port = mv88e6095_port_set_upstream_port,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_set_pause = mv88e6185_port_set_pause,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6185_g2_mgmt_rsvd2cpu,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.set_cascade_port = mv88e6185_g1_set_cascade_port,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.reset = mv88e6185_g1_reset,
|
|
.vtu_getnext = mv88e6185_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6185_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6141_ops = {
|
|
/* MV88E6XXX_FAMILY_6341 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6341_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6341_serdes_power,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.phylink_validate = mv88e6390_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6161_ops = {
|
|
/* MV88E6XXX_FAMILY_6165 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.avb_ops = &mv88e6165_avb_ops,
|
|
.ptp_ops = &mv88e6165_ptp_ops,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6165_ops = {
|
|
/* MV88E6XXX_FAMILY_6165 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6165_phy_read,
|
|
.phy_write = mv88e6165_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.avb_ops = &mv88e6165_avb_ops,
|
|
.ptp_ops = &mv88e6165_ptp_ops,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6171_ops = {
|
|
/* MV88E6XXX_FAMILY_6351 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6172_ops = {
|
|
/* MV88E6XXX_FAMILY_6352 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom16,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom16,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6352_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6352_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6352_serdes_power,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.phylink_validate = mv88e6352_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6175_ops = {
|
|
/* MV88E6XXX_FAMILY_6351 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6176_ops = {
|
|
/* MV88E6XXX_FAMILY_6352 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom16,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom16,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6352_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6352_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6352_serdes_power,
|
|
.serdes_irq_setup = mv88e6352_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6352_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.phylink_validate = mv88e6352_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6185_ops = {
|
|
/* MV88E6XXX_FAMILY_6185 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.set_switch_mac = mv88e6xxx_g1_set_switch_mac,
|
|
.phy_read = mv88e6185_phy_ppu_read,
|
|
.phy_write = mv88e6185_phy_ppu_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_set_frame_mode = mv88e6085_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6185_port_set_egress_floods,
|
|
.port_egress_rate_limiting = mv88e6095_port_egress_rate_limiting,
|
|
.port_set_upstream_port = mv88e6095_port_set_upstream_port,
|
|
.port_set_pause = mv88e6185_port_set_pause,
|
|
.port_link_state = mv88e6185_port_link_state,
|
|
.port_get_cmode = mv88e6185_port_get_cmode,
|
|
.stats_snapshot = mv88e6xxx_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6185_g2_mgmt_rsvd2cpu,
|
|
.set_cascade_port = mv88e6185_g1_set_cascade_port,
|
|
.ppu_enable = mv88e6185_g1_ppu_enable,
|
|
.ppu_disable = mv88e6185_g1_ppu_disable,
|
|
.reset = mv88e6185_g1_reset,
|
|
.vtu_getnext = mv88e6185_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6185_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6190_ops = {
|
|
/* MV88E6XXX_FAMILY_6390 */
|
|
.setup_errata = mv88e6390_setup_errata,
|
|
.irl_init_all = mv88e6390_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6390_port_set_speed,
|
|
.port_tag_remap = mv88e6390_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_pause_limit = mv88e6390_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.port_set_cmode = mv88e6390_port_set_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6390_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6390_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6390_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6390_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6390_serdes_power,
|
|
.serdes_irq_setup = mv88e6390_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6390_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.phylink_validate = mv88e6390_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6190x_ops = {
|
|
/* MV88E6XXX_FAMILY_6390 */
|
|
.setup_errata = mv88e6390_setup_errata,
|
|
.irl_init_all = mv88e6390_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6390x_port_set_speed,
|
|
.port_tag_remap = mv88e6390_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_pause_limit = mv88e6390_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.port_set_cmode = mv88e6390x_port_set_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6390_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6390_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6390_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6390_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6390x_serdes_power,
|
|
.serdes_irq_setup = mv88e6390x_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6390x_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.phylink_validate = mv88e6390x_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6191_ops = {
|
|
/* MV88E6XXX_FAMILY_6390 */
|
|
.setup_errata = mv88e6390_setup_errata,
|
|
.irl_init_all = mv88e6390_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6390_port_set_speed,
|
|
.port_tag_remap = mv88e6390_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_pause_limit = mv88e6390_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.port_set_cmode = mv88e6390_port_set_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6390_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6390_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6390_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6390_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6390_serdes_power,
|
|
.serdes_irq_setup = mv88e6390_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6390_serdes_irq_free,
|
|
.avb_ops = &mv88e6390_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6390_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6240_ops = {
|
|
/* MV88E6XXX_FAMILY_6352 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom16,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom16,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6352_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6352_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6352_serdes_power,
|
|
.serdes_irq_setup = mv88e6352_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6352_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6352_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6352_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6290_ops = {
|
|
/* MV88E6XXX_FAMILY_6390 */
|
|
.setup_errata = mv88e6390_setup_errata,
|
|
.irl_init_all = mv88e6390_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6390_port_set_speed,
|
|
.port_tag_remap = mv88e6390_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_pause_limit = mv88e6390_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.port_set_cmode = mv88e6390_port_set_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6390_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6390_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6390_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6390_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6390_serdes_power,
|
|
.serdes_irq_setup = mv88e6390_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6390_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6390_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6390_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6320_ops = {
|
|
/* MV88E6XXX_FAMILY_6320 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom16,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom16,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6320_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6185_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6185_g1_vtu_loadpurge,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6352_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6321_ops = {
|
|
/* MV88E6XXX_FAMILY_6320 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom16,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom16,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6320_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6185_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6185_g1_vtu_loadpurge,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6352_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6341_ops = {
|
|
/* MV88E6XXX_FAMILY_6341 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6341_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6341_serdes_power,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6390_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6390_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6350_ops = {
|
|
/* MV88E6XXX_FAMILY_6351 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6351_ops = {
|
|
/* MV88E6XXX_FAMILY_6351 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6185_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.avb_ops = &mv88e6352_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6185_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6352_ops = {
|
|
/* MV88E6XXX_FAMILY_6352 */
|
|
.ieee_pri_map = mv88e6085_g1_ieee_pri_map,
|
|
.ip_pri_map = mv88e6085_g1_ip_pri_map,
|
|
.irl_init_all = mv88e6352_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom16,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom16,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6352_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6352_port_set_speed,
|
|
.port_tag_remap = mv88e6095_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6097_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.stats_snapshot = mv88e6320_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6095_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6095_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6095_stats_get_strings,
|
|
.stats_get_stats = mv88e6095_stats_get_stats,
|
|
.set_cpu_port = mv88e6095_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6095_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6097_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6352_g2_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6352_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6352_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6352_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6352_serdes_power,
|
|
.serdes_irq_setup = mv88e6352_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6352_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6352_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.serdes_get_sset_count = mv88e6352_serdes_get_sset_count,
|
|
.serdes_get_strings = mv88e6352_serdes_get_strings,
|
|
.serdes_get_stats = mv88e6352_serdes_get_stats,
|
|
.phylink_validate = mv88e6352_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6390_ops = {
|
|
/* MV88E6XXX_FAMILY_6390 */
|
|
.setup_errata = mv88e6390_setup_errata,
|
|
.irl_init_all = mv88e6390_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6390_port_set_speed,
|
|
.port_tag_remap = mv88e6390_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6390_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.port_set_cmode = mv88e6390_port_set_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6390_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6390_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6390_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6390_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6390_serdes_power,
|
|
.serdes_irq_setup = mv88e6390_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6390_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6390_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6390_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_ops mv88e6390x_ops = {
|
|
/* MV88E6XXX_FAMILY_6390 */
|
|
.setup_errata = mv88e6390_setup_errata,
|
|
.irl_init_all = mv88e6390_g2_irl_init_all,
|
|
.get_eeprom = mv88e6xxx_g2_get_eeprom8,
|
|
.set_eeprom = mv88e6xxx_g2_set_eeprom8,
|
|
.set_switch_mac = mv88e6xxx_g2_set_switch_mac,
|
|
.phy_read = mv88e6xxx_g2_smi_phy_read,
|
|
.phy_write = mv88e6xxx_g2_smi_phy_write,
|
|
.port_set_link = mv88e6xxx_port_set_link,
|
|
.port_set_duplex = mv88e6xxx_port_set_duplex,
|
|
.port_set_rgmii_delay = mv88e6390_port_set_rgmii_delay,
|
|
.port_set_speed = mv88e6390x_port_set_speed,
|
|
.port_tag_remap = mv88e6390_port_tag_remap,
|
|
.port_set_frame_mode = mv88e6351_port_set_frame_mode,
|
|
.port_set_egress_floods = mv88e6352_port_set_egress_floods,
|
|
.port_set_ether_type = mv88e6351_port_set_ether_type,
|
|
.port_set_jumbo_size = mv88e6165_port_set_jumbo_size,
|
|
.port_egress_rate_limiting = mv88e6097_port_egress_rate_limiting,
|
|
.port_pause_limit = mv88e6390_port_pause_limit,
|
|
.port_disable_learn_limit = mv88e6xxx_port_disable_learn_limit,
|
|
.port_disable_pri_override = mv88e6xxx_port_disable_pri_override,
|
|
.port_link_state = mv88e6352_port_link_state,
|
|
.port_get_cmode = mv88e6352_port_get_cmode,
|
|
.port_set_cmode = mv88e6390x_port_set_cmode,
|
|
.stats_snapshot = mv88e6390_g1_stats_snapshot,
|
|
.stats_set_histogram = mv88e6390_g1_stats_set_histogram,
|
|
.stats_get_sset_count = mv88e6320_stats_get_sset_count,
|
|
.stats_get_strings = mv88e6320_stats_get_strings,
|
|
.stats_get_stats = mv88e6390_stats_get_stats,
|
|
.set_cpu_port = mv88e6390_g1_set_cpu_port,
|
|
.set_egress_port = mv88e6390_g1_set_egress_port,
|
|
.watchdog_ops = &mv88e6390_watchdog_ops,
|
|
.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,
|
|
.pot_clear = mv88e6xxx_g2_pot_clear,
|
|
.reset = mv88e6352_g1_reset,
|
|
.rmu_disable = mv88e6390_g1_rmu_disable,
|
|
.vtu_getnext = mv88e6390_g1_vtu_getnext,
|
|
.vtu_loadpurge = mv88e6390_g1_vtu_loadpurge,
|
|
.serdes_power = mv88e6390x_serdes_power,
|
|
.serdes_irq_setup = mv88e6390x_serdes_irq_setup,
|
|
.serdes_irq_free = mv88e6390x_serdes_irq_free,
|
|
.gpio_ops = &mv88e6352_gpio_ops,
|
|
.avb_ops = &mv88e6390_avb_ops,
|
|
.ptp_ops = &mv88e6352_ptp_ops,
|
|
.phylink_validate = mv88e6390x_phylink_validate,
|
|
};
|
|
|
|
static const struct mv88e6xxx_info mv88e6xxx_table[] = {
|
|
[MV88E6085] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6085,
|
|
.family = MV88E6XXX_FAMILY_6097,
|
|
.name = "Marvell 88E6085",
|
|
.num_databases = 4096,
|
|
.num_ports = 10,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 8,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ops = &mv88e6085_ops,
|
|
},
|
|
|
|
[MV88E6095] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6095,
|
|
.family = MV88E6XXX_FAMILY_6095,
|
|
.name = "Marvell 88E6095/88E6095F",
|
|
.num_databases = 256,
|
|
.num_ports = 11,
|
|
.num_internal_phys = 0,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 8,
|
|
.atu_move_port_mask = 0xf,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ops = &mv88e6095_ops,
|
|
},
|
|
|
|
[MV88E6097] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6097,
|
|
.family = MV88E6XXX_FAMILY_6097,
|
|
.name = "Marvell 88E6097/88E6097F",
|
|
.num_databases = 4096,
|
|
.num_ports = 11,
|
|
.num_internal_phys = 8,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 8,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6097_ops,
|
|
},
|
|
|
|
[MV88E6123] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6123,
|
|
.family = MV88E6XXX_FAMILY_6165,
|
|
.name = "Marvell 88E6123",
|
|
.num_databases = 4096,
|
|
.num_ports = 3,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6123_ops,
|
|
},
|
|
|
|
[MV88E6131] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6131,
|
|
.family = MV88E6XXX_FAMILY_6185,
|
|
.name = "Marvell 88E6131",
|
|
.num_databases = 256,
|
|
.num_ports = 8,
|
|
.num_internal_phys = 0,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.atu_move_port_mask = 0xf,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ops = &mv88e6131_ops,
|
|
},
|
|
|
|
[MV88E6141] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6141,
|
|
.family = MV88E6XXX_FAMILY_6341,
|
|
.name = "Marvell 88E6141",
|
|
.num_databases = 4096,
|
|
.num_ports = 6,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 11,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x10,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.atu_move_port_mask = 0x1f,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6141_ops,
|
|
},
|
|
|
|
[MV88E6161] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6161,
|
|
.family = MV88E6XXX_FAMILY_6165,
|
|
.name = "Marvell 88E6161",
|
|
.num_databases = 4096,
|
|
.num_ports = 6,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6161_ops,
|
|
},
|
|
|
|
[MV88E6165] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6165,
|
|
.family = MV88E6XXX_FAMILY_6165,
|
|
.name = "Marvell 88E6165",
|
|
.num_databases = 4096,
|
|
.num_ports = 6,
|
|
.num_internal_phys = 0,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6165_ops,
|
|
},
|
|
|
|
[MV88E6171] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6171,
|
|
.family = MV88E6XXX_FAMILY_6351,
|
|
.name = "Marvell 88E6171",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6171_ops,
|
|
},
|
|
|
|
[MV88E6172] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6172,
|
|
.family = MV88E6XXX_FAMILY_6352,
|
|
.name = "Marvell 88E6172",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 15,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6172_ops,
|
|
},
|
|
|
|
[MV88E6175] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6175,
|
|
.family = MV88E6XXX_FAMILY_6351,
|
|
.name = "Marvell 88E6175",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6175_ops,
|
|
},
|
|
|
|
[MV88E6176] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6176,
|
|
.family = MV88E6XXX_FAMILY_6352,
|
|
.name = "Marvell 88E6176",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 15,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6176_ops,
|
|
},
|
|
|
|
[MV88E6185] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6185,
|
|
.family = MV88E6XXX_FAMILY_6185,
|
|
.name = "Marvell 88E6185",
|
|
.num_databases = 256,
|
|
.num_ports = 10,
|
|
.num_internal_phys = 0,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 8,
|
|
.atu_move_port_mask = 0xf,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6185_ops,
|
|
},
|
|
|
|
[MV88E6190] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6190,
|
|
.family = MV88E6XXX_FAMILY_6390,
|
|
.name = "Marvell 88E6190",
|
|
.num_databases = 4096,
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
.num_internal_phys = 11,
|
|
.num_gpio = 16,
|
|
.max_vid = 8191,
|
|
.port_base_addr = 0x0,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.age_time_coeff = 3750,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 14,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.atu_move_port_mask = 0x1f,
|
|
.ops = &mv88e6190_ops,
|
|
},
|
|
|
|
[MV88E6190X] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6190X,
|
|
.family = MV88E6XXX_FAMILY_6390,
|
|
.name = "Marvell 88E6190X",
|
|
.num_databases = 4096,
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
.num_internal_phys = 11,
|
|
.num_gpio = 16,
|
|
.max_vid = 8191,
|
|
.port_base_addr = 0x0,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 14,
|
|
.atu_move_port_mask = 0x1f,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ops = &mv88e6190x_ops,
|
|
},
|
|
|
|
[MV88E6191] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6191,
|
|
.family = MV88E6XXX_FAMILY_6390,
|
|
.name = "Marvell 88E6191",
|
|
.num_databases = 4096,
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
.num_internal_phys = 11,
|
|
.max_vid = 8191,
|
|
.port_base_addr = 0x0,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 14,
|
|
.atu_move_port_mask = 0x1f,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6191_ops,
|
|
},
|
|
|
|
[MV88E6240] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6240,
|
|
.family = MV88E6XXX_FAMILY_6352,
|
|
.name = "Marvell 88E6240",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 15,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6240_ops,
|
|
},
|
|
|
|
[MV88E6290] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6290,
|
|
.family = MV88E6XXX_FAMILY_6390,
|
|
.name = "Marvell 88E6290",
|
|
.num_databases = 4096,
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
.num_internal_phys = 11,
|
|
.num_gpio = 16,
|
|
.max_vid = 8191,
|
|
.port_base_addr = 0x0,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 14,
|
|
.atu_move_port_mask = 0x1f,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6290_ops,
|
|
},
|
|
|
|
[MV88E6320] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6320,
|
|
.family = MV88E6XXX_FAMILY_6320,
|
|
.name = "Marvell 88E6320",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 15,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 8,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6320_ops,
|
|
},
|
|
|
|
[MV88E6321] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6321,
|
|
.family = MV88E6XXX_FAMILY_6320,
|
|
.name = "Marvell 88E6321",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 15,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 8,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6321_ops,
|
|
},
|
|
|
|
[MV88E6341] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6341,
|
|
.family = MV88E6XXX_FAMILY_6341,
|
|
.name = "Marvell 88E6341",
|
|
.num_databases = 4096,
|
|
.num_internal_phys = 5,
|
|
.num_ports = 6,
|
|
.num_gpio = 11,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x10,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.atu_move_port_mask = 0x1f,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6341_ops,
|
|
},
|
|
|
|
[MV88E6350] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6350,
|
|
.family = MV88E6XXX_FAMILY_6351,
|
|
.name = "Marvell 88E6350",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6350_ops,
|
|
},
|
|
|
|
[MV88E6351] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6351,
|
|
.family = MV88E6XXX_FAMILY_6351,
|
|
.name = "Marvell 88E6351",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ops = &mv88e6351_ops,
|
|
},
|
|
|
|
[MV88E6352] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6352,
|
|
.family = MV88E6XXX_FAMILY_6352,
|
|
.name = "Marvell 88E6352",
|
|
.num_databases = 4096,
|
|
.num_ports = 7,
|
|
.num_internal_phys = 5,
|
|
.num_gpio = 15,
|
|
.max_vid = 4095,
|
|
.port_base_addr = 0x10,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 15000,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 10,
|
|
.atu_move_port_mask = 0xf,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_EDSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6352_ops,
|
|
},
|
|
[MV88E6390] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6390,
|
|
.family = MV88E6XXX_FAMILY_6390,
|
|
.name = "Marvell 88E6390",
|
|
.num_databases = 4096,
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
.num_internal_phys = 11,
|
|
.num_gpio = 16,
|
|
.max_vid = 8191,
|
|
.port_base_addr = 0x0,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 14,
|
|
.atu_move_port_mask = 0x1f,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6390_ops,
|
|
},
|
|
[MV88E6390X] = {
|
|
.prod_num = MV88E6XXX_PORT_SWITCH_ID_PROD_6390X,
|
|
.family = MV88E6XXX_FAMILY_6390,
|
|
.name = "Marvell 88E6390X",
|
|
.num_databases = 4096,
|
|
.num_ports = 11, /* 10 + Z80 */
|
|
.num_internal_phys = 11,
|
|
.num_gpio = 16,
|
|
.max_vid = 8191,
|
|
.port_base_addr = 0x0,
|
|
.phy_base_addr = 0x0,
|
|
.global1_addr = 0x1b,
|
|
.global2_addr = 0x1c,
|
|
.age_time_coeff = 3750,
|
|
.g1_irqs = 9,
|
|
.g2_irqs = 14,
|
|
.atu_move_port_mask = 0x1f,
|
|
.pvt = true,
|
|
.multi_chip = true,
|
|
.tag_protocol = DSA_TAG_PROTO_DSA,
|
|
.ptp_support = true,
|
|
.ops = &mv88e6390x_ops,
|
|
},
|
|
};
|
|
|
|
static const struct mv88e6xxx_info *mv88e6xxx_lookup_info(unsigned int prod_num)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(mv88e6xxx_table); ++i)
|
|
if (mv88e6xxx_table[i].prod_num == prod_num)
|
|
return &mv88e6xxx_table[i];
|
|
|
|
return NULL;
|
|
}
|
|
|
|
static int mv88e6xxx_detect(struct mv88e6xxx_chip *chip)
|
|
{
|
|
const struct mv88e6xxx_info *info;
|
|
unsigned int prod_num, rev;
|
|
u16 id;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_read(chip, 0, MV88E6XXX_PORT_SWITCH_ID, &id);
|
|
mutex_unlock(&chip->reg_lock);
|
|
if (err)
|
|
return err;
|
|
|
|
prod_num = id & MV88E6XXX_PORT_SWITCH_ID_PROD_MASK;
|
|
rev = id & MV88E6XXX_PORT_SWITCH_ID_REV_MASK;
|
|
|
|
info = mv88e6xxx_lookup_info(prod_num);
|
|
if (!info)
|
|
return -ENODEV;
|
|
|
|
/* Update the compatible info with the probed one */
|
|
chip->info = info;
|
|
|
|
err = mv88e6xxx_g2_require(chip);
|
|
if (err)
|
|
return err;
|
|
|
|
dev_info(chip->dev, "switch 0x%x detected: %s, revision %u\n",
|
|
chip->info->prod_num, chip->info->name, rev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct mv88e6xxx_chip *mv88e6xxx_alloc_chip(struct device *dev)
|
|
{
|
|
struct mv88e6xxx_chip *chip;
|
|
|
|
chip = devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL);
|
|
if (!chip)
|
|
return NULL;
|
|
|
|
chip->dev = dev;
|
|
|
|
mutex_init(&chip->reg_lock);
|
|
INIT_LIST_HEAD(&chip->mdios);
|
|
|
|
return chip;
|
|
}
|
|
|
|
static int mv88e6xxx_smi_init(struct mv88e6xxx_chip *chip,
|
|
struct mii_bus *bus, int sw_addr)
|
|
{
|
|
if (sw_addr == 0)
|
|
chip->smi_ops = &mv88e6xxx_smi_single_chip_ops;
|
|
else if (chip->info->multi_chip)
|
|
chip->smi_ops = &mv88e6xxx_smi_multi_chip_ops;
|
|
else
|
|
return -EINVAL;
|
|
|
|
chip->bus = bus;
|
|
chip->sw_addr = sw_addr;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static enum dsa_tag_protocol mv88e6xxx_get_tag_protocol(struct dsa_switch *ds,
|
|
int port)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
return chip->info->tag_protocol;
|
|
}
|
|
|
|
#if IS_ENABLED(CONFIG_NET_DSA_LEGACY)
|
|
static const char *mv88e6xxx_drv_probe(struct device *dsa_dev,
|
|
struct device *host_dev, int sw_addr,
|
|
void **priv)
|
|
{
|
|
struct mv88e6xxx_chip *chip;
|
|
struct mii_bus *bus;
|
|
int err;
|
|
|
|
bus = dsa_host_dev_to_mii_bus(host_dev);
|
|
if (!bus)
|
|
return NULL;
|
|
|
|
chip = mv88e6xxx_alloc_chip(dsa_dev);
|
|
if (!chip)
|
|
return NULL;
|
|
|
|
/* Legacy SMI probing will only support chips similar to 88E6085 */
|
|
chip->info = &mv88e6xxx_table[MV88E6085];
|
|
|
|
err = mv88e6xxx_smi_init(chip, bus, sw_addr);
|
|
if (err)
|
|
goto free;
|
|
|
|
err = mv88e6xxx_detect(chip);
|
|
if (err)
|
|
goto free;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_switch_reset(chip);
|
|
mutex_unlock(&chip->reg_lock);
|
|
if (err)
|
|
goto free;
|
|
|
|
mv88e6xxx_phy_init(chip);
|
|
|
|
err = mv88e6xxx_mdios_register(chip, NULL);
|
|
if (err)
|
|
goto free;
|
|
|
|
*priv = chip;
|
|
|
|
return chip->info->name;
|
|
free:
|
|
devm_kfree(dsa_dev, chip);
|
|
|
|
return NULL;
|
|
}
|
|
#endif
|
|
|
|
static int mv88e6xxx_port_mdb_prepare(struct dsa_switch *ds, int port,
|
|
const struct switchdev_obj_port_mdb *mdb)
|
|
{
|
|
/* We don't need any dynamic resource from the kernel (yet),
|
|
* so skip the prepare phase.
|
|
*/
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void mv88e6xxx_port_mdb_add(struct dsa_switch *ds, int port,
|
|
const struct switchdev_obj_port_mdb *mdb)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (mv88e6xxx_port_db_load_purge(chip, port, mdb->addr, mdb->vid,
|
|
MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC))
|
|
dev_err(ds->dev, "p%d: failed to load multicast MAC address\n",
|
|
port);
|
|
mutex_unlock(&chip->reg_lock);
|
|
}
|
|
|
|
static int mv88e6xxx_port_mdb_del(struct dsa_switch *ds, int port,
|
|
const struct switchdev_obj_port_mdb *mdb)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_port_db_load_purge(chip, port, mdb->addr, mdb->vid,
|
|
MV88E6XXX_G1_ATU_DATA_STATE_UNUSED);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mv88e6xxx_port_egress_floods(struct dsa_switch *ds, int port,
|
|
bool unicast, bool multicast)
|
|
{
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
int err = -EOPNOTSUPP;
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
if (chip->info->ops->port_set_egress_floods)
|
|
err = chip->info->ops->port_set_egress_floods(chip, port,
|
|
unicast,
|
|
multicast);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
return err;
|
|
}
|
|
|
|
static const struct dsa_switch_ops mv88e6xxx_switch_ops = {
|
|
#if IS_ENABLED(CONFIG_NET_DSA_LEGACY)
|
|
.probe = mv88e6xxx_drv_probe,
|
|
#endif
|
|
.get_tag_protocol = mv88e6xxx_get_tag_protocol,
|
|
.setup = mv88e6xxx_setup,
|
|
.adjust_link = mv88e6xxx_adjust_link,
|
|
.phylink_validate = mv88e6xxx_validate,
|
|
.phylink_mac_link_state = mv88e6xxx_link_state,
|
|
.phylink_mac_config = mv88e6xxx_mac_config,
|
|
.phylink_mac_link_down = mv88e6xxx_mac_link_down,
|
|
.phylink_mac_link_up = mv88e6xxx_mac_link_up,
|
|
.get_strings = mv88e6xxx_get_strings,
|
|
.get_ethtool_stats = mv88e6xxx_get_ethtool_stats,
|
|
.get_sset_count = mv88e6xxx_get_sset_count,
|
|
.port_enable = mv88e6xxx_port_enable,
|
|
.port_disable = mv88e6xxx_port_disable,
|
|
.get_mac_eee = mv88e6xxx_get_mac_eee,
|
|
.set_mac_eee = mv88e6xxx_set_mac_eee,
|
|
.get_eeprom_len = mv88e6xxx_get_eeprom_len,
|
|
.get_eeprom = mv88e6xxx_get_eeprom,
|
|
.set_eeprom = mv88e6xxx_set_eeprom,
|
|
.get_regs_len = mv88e6xxx_get_regs_len,
|
|
.get_regs = mv88e6xxx_get_regs,
|
|
.set_ageing_time = mv88e6xxx_set_ageing_time,
|
|
.port_bridge_join = mv88e6xxx_port_bridge_join,
|
|
.port_bridge_leave = mv88e6xxx_port_bridge_leave,
|
|
.port_egress_floods = mv88e6xxx_port_egress_floods,
|
|
.port_stp_state_set = mv88e6xxx_port_stp_state_set,
|
|
.port_fast_age = mv88e6xxx_port_fast_age,
|
|
.port_vlan_filtering = mv88e6xxx_port_vlan_filtering,
|
|
.port_vlan_prepare = mv88e6xxx_port_vlan_prepare,
|
|
.port_vlan_add = mv88e6xxx_port_vlan_add,
|
|
.port_vlan_del = mv88e6xxx_port_vlan_del,
|
|
.port_fdb_add = mv88e6xxx_port_fdb_add,
|
|
.port_fdb_del = mv88e6xxx_port_fdb_del,
|
|
.port_fdb_dump = mv88e6xxx_port_fdb_dump,
|
|
.port_mdb_prepare = mv88e6xxx_port_mdb_prepare,
|
|
.port_mdb_add = mv88e6xxx_port_mdb_add,
|
|
.port_mdb_del = mv88e6xxx_port_mdb_del,
|
|
.crosschip_bridge_join = mv88e6xxx_crosschip_bridge_join,
|
|
.crosschip_bridge_leave = mv88e6xxx_crosschip_bridge_leave,
|
|
.port_hwtstamp_set = mv88e6xxx_port_hwtstamp_set,
|
|
.port_hwtstamp_get = mv88e6xxx_port_hwtstamp_get,
|
|
.port_txtstamp = mv88e6xxx_port_txtstamp,
|
|
.port_rxtstamp = mv88e6xxx_port_rxtstamp,
|
|
.get_ts_info = mv88e6xxx_get_ts_info,
|
|
};
|
|
|
|
static struct dsa_switch_driver mv88e6xxx_switch_drv = {
|
|
.ops = &mv88e6xxx_switch_ops,
|
|
};
|
|
|
|
static int mv88e6xxx_register_switch(struct mv88e6xxx_chip *chip)
|
|
{
|
|
struct device *dev = chip->dev;
|
|
struct dsa_switch *ds;
|
|
|
|
ds = dsa_switch_alloc(dev, mv88e6xxx_num_ports(chip));
|
|
if (!ds)
|
|
return -ENOMEM;
|
|
|
|
ds->priv = chip;
|
|
ds->dev = dev;
|
|
ds->ops = &mv88e6xxx_switch_ops;
|
|
ds->ageing_time_min = chip->info->age_time_coeff;
|
|
ds->ageing_time_max = chip->info->age_time_coeff * U8_MAX;
|
|
|
|
dev_set_drvdata(dev, ds);
|
|
|
|
return dsa_register_switch(ds);
|
|
}
|
|
|
|
static void mv88e6xxx_unregister_switch(struct mv88e6xxx_chip *chip)
|
|
{
|
|
dsa_unregister_switch(chip->ds);
|
|
}
|
|
|
|
static const void *pdata_device_get_match_data(struct device *dev)
|
|
{
|
|
const struct of_device_id *matches = dev->driver->of_match_table;
|
|
const struct dsa_mv88e6xxx_pdata *pdata = dev->platform_data;
|
|
|
|
for (; matches->name[0] || matches->type[0] || matches->compatible[0];
|
|
matches++) {
|
|
if (!strcmp(pdata->compatible, matches->compatible))
|
|
return matches->data;
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
/* There is no suspend to RAM support at DSA level yet, the switch configuration
|
|
* would be lost after a power cycle so prevent it to be suspended.
|
|
*/
|
|
static int __maybe_unused mv88e6xxx_suspend(struct device *dev)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static int __maybe_unused mv88e6xxx_resume(struct device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static SIMPLE_DEV_PM_OPS(mv88e6xxx_pm_ops, mv88e6xxx_suspend, mv88e6xxx_resume);
|
|
|
|
static int mv88e6xxx_probe(struct mdio_device *mdiodev)
|
|
{
|
|
struct dsa_mv88e6xxx_pdata *pdata = mdiodev->dev.platform_data;
|
|
const struct mv88e6xxx_info *compat_info = NULL;
|
|
struct device *dev = &mdiodev->dev;
|
|
struct device_node *np = dev->of_node;
|
|
struct mv88e6xxx_chip *chip;
|
|
int port;
|
|
int err;
|
|
|
|
if (!np && !pdata)
|
|
return -EINVAL;
|
|
|
|
if (np)
|
|
compat_info = of_device_get_match_data(dev);
|
|
|
|
if (pdata) {
|
|
compat_info = pdata_device_get_match_data(dev);
|
|
|
|
if (!pdata->netdev)
|
|
return -EINVAL;
|
|
|
|
for (port = 0; port < DSA_MAX_PORTS; port++) {
|
|
if (!(pdata->enabled_ports & (1 << port)))
|
|
continue;
|
|
if (strcmp(pdata->cd.port_names[port], "cpu"))
|
|
continue;
|
|
pdata->cd.netdev[port] = &pdata->netdev->dev;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (!compat_info)
|
|
return -EINVAL;
|
|
|
|
chip = mv88e6xxx_alloc_chip(dev);
|
|
if (!chip) {
|
|
err = -ENOMEM;
|
|
goto out;
|
|
}
|
|
|
|
chip->info = compat_info;
|
|
|
|
err = mv88e6xxx_smi_init(chip, mdiodev->bus, mdiodev->addr);
|
|
if (err)
|
|
goto out;
|
|
|
|
chip->reset = devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_LOW);
|
|
if (IS_ERR(chip->reset)) {
|
|
err = PTR_ERR(chip->reset);
|
|
goto out;
|
|
}
|
|
|
|
err = mv88e6xxx_detect(chip);
|
|
if (err)
|
|
goto out;
|
|
|
|
mv88e6xxx_phy_init(chip);
|
|
|
|
if (chip->info->ops->get_eeprom) {
|
|
if (np)
|
|
of_property_read_u32(np, "eeprom-length",
|
|
&chip->eeprom_len);
|
|
else
|
|
chip->eeprom_len = pdata->eeprom_len;
|
|
}
|
|
|
|
mutex_lock(&chip->reg_lock);
|
|
err = mv88e6xxx_switch_reset(chip);
|
|
mutex_unlock(&chip->reg_lock);
|
|
if (err)
|
|
goto out;
|
|
|
|
chip->irq = of_irq_get(np, 0);
|
|
if (chip->irq == -EPROBE_DEFER) {
|
|
err = chip->irq;
|
|
goto out;
|
|
}
|
|
|
|
/* Has to be performed before the MDIO bus is created, because
|
|
* the PHYs will link their interrupts to these interrupt
|
|
* controllers
|
|
*/
|
|
mutex_lock(&chip->reg_lock);
|
|
if (chip->irq > 0)
|
|
err = mv88e6xxx_g1_irq_setup(chip);
|
|
else
|
|
err = mv88e6xxx_irq_poll_setup(chip);
|
|
mutex_unlock(&chip->reg_lock);
|
|
|
|
if (err)
|
|
goto out;
|
|
|
|
if (chip->info->g2_irqs > 0) {
|
|
err = mv88e6xxx_g2_irq_setup(chip);
|
|
if (err)
|
|
goto out_g1_irq;
|
|
}
|
|
|
|
err = mv88e6xxx_g1_atu_prob_irq_setup(chip);
|
|
if (err)
|
|
goto out_g2_irq;
|
|
|
|
err = mv88e6xxx_g1_vtu_prob_irq_setup(chip);
|
|
if (err)
|
|
goto out_g1_atu_prob_irq;
|
|
|
|
err = mv88e6xxx_mdios_register(chip, np);
|
|
if (err)
|
|
goto out_g1_vtu_prob_irq;
|
|
|
|
err = mv88e6xxx_register_switch(chip);
|
|
if (err)
|
|
goto out_mdio;
|
|
|
|
return 0;
|
|
|
|
out_mdio:
|
|
mv88e6xxx_mdios_unregister(chip);
|
|
out_g1_vtu_prob_irq:
|
|
mv88e6xxx_g1_vtu_prob_irq_free(chip);
|
|
out_g1_atu_prob_irq:
|
|
mv88e6xxx_g1_atu_prob_irq_free(chip);
|
|
out_g2_irq:
|
|
if (chip->info->g2_irqs > 0)
|
|
mv88e6xxx_g2_irq_free(chip);
|
|
out_g1_irq:
|
|
if (chip->irq > 0)
|
|
mv88e6xxx_g1_irq_free(chip);
|
|
else
|
|
mv88e6xxx_irq_poll_free(chip);
|
|
out:
|
|
if (pdata)
|
|
dev_put(pdata->netdev);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void mv88e6xxx_remove(struct mdio_device *mdiodev)
|
|
{
|
|
struct dsa_switch *ds = dev_get_drvdata(&mdiodev->dev);
|
|
struct mv88e6xxx_chip *chip = ds->priv;
|
|
|
|
if (chip->info->ptp_support) {
|
|
mv88e6xxx_hwtstamp_free(chip);
|
|
mv88e6xxx_ptp_free(chip);
|
|
}
|
|
|
|
mv88e6xxx_phy_destroy(chip);
|
|
mv88e6xxx_unregister_switch(chip);
|
|
mv88e6xxx_mdios_unregister(chip);
|
|
|
|
mv88e6xxx_g1_vtu_prob_irq_free(chip);
|
|
mv88e6xxx_g1_atu_prob_irq_free(chip);
|
|
|
|
if (chip->info->g2_irqs > 0)
|
|
mv88e6xxx_g2_irq_free(chip);
|
|
|
|
if (chip->irq > 0)
|
|
mv88e6xxx_g1_irq_free(chip);
|
|
else
|
|
mv88e6xxx_irq_poll_free(chip);
|
|
}
|
|
|
|
static const struct of_device_id mv88e6xxx_of_match[] = {
|
|
{
|
|
.compatible = "marvell,mv88e6085",
|
|
.data = &mv88e6xxx_table[MV88E6085],
|
|
},
|
|
{
|
|
.compatible = "marvell,mv88e6190",
|
|
.data = &mv88e6xxx_table[MV88E6190],
|
|
},
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, mv88e6xxx_of_match);
|
|
|
|
static struct mdio_driver mv88e6xxx_driver = {
|
|
.probe = mv88e6xxx_probe,
|
|
.remove = mv88e6xxx_remove,
|
|
.mdiodrv.driver = {
|
|
.name = "mv88e6085",
|
|
.of_match_table = mv88e6xxx_of_match,
|
|
.pm = &mv88e6xxx_pm_ops,
|
|
},
|
|
};
|
|
|
|
static int __init mv88e6xxx_init(void)
|
|
{
|
|
register_switch_driver(&mv88e6xxx_switch_drv);
|
|
return mdio_driver_register(&mv88e6xxx_driver);
|
|
}
|
|
module_init(mv88e6xxx_init);
|
|
|
|
static void __exit mv88e6xxx_cleanup(void)
|
|
{
|
|
mdio_driver_unregister(&mv88e6xxx_driver);
|
|
unregister_switch_driver(&mv88e6xxx_switch_drv);
|
|
}
|
|
module_exit(mv88e6xxx_cleanup);
|
|
|
|
MODULE_AUTHOR("Lennert Buytenhek <buytenh@wantstofly.org>");
|
|
MODULE_DESCRIPTION("Driver for Marvell 88E6XXX ethernet switch chips");
|
|
MODULE_LICENSE("GPL");
|