mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 23:25:37 +07:00
5332ff1fb6
For otgsc, both enable bits and status bits are in it. So we need to make sure the status bits are not be cleared when write enable bits. It can fix one bug that we plug in/out Micro AB cable fast, and sometimes, the IDIS will be cleared wrongly when handle last ID interrupt (ID 0->1), so the current interrupt will not occur. For stable tree: 3.12+ Cc: stable@vger.kernel.org Signed-off-by: Peter Chen <peter.chen@freescale.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
36 lines
1018 B
C
36 lines
1018 B
C
/*
|
|
* Copyright (C) 2013-2014 Freescale Semiconductor, Inc.
|
|
*
|
|
* Author: Peter Chen
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __DRIVERS_USB_CHIPIDEA_OTG_H
|
|
#define __DRIVERS_USB_CHIPIDEA_OTG_H
|
|
|
|
static inline void ci_clear_otg_interrupt(struct ci_hdrc *ci, u32 bits)
|
|
{
|
|
/* Only clear request bits */
|
|
hw_write(ci, OP_OTGSC, OTGSC_INT_STATUS_BITS, bits);
|
|
}
|
|
|
|
static inline void ci_enable_otg_interrupt(struct ci_hdrc *ci, u32 bits)
|
|
{
|
|
hw_write(ci, OP_OTGSC, bits | OTGSC_INT_STATUS_BITS, bits);
|
|
}
|
|
|
|
static inline void ci_disable_otg_interrupt(struct ci_hdrc *ci, u32 bits)
|
|
{
|
|
hw_write(ci, OP_OTGSC, bits | OTGSC_INT_STATUS_BITS, 0);
|
|
}
|
|
|
|
int ci_hdrc_otg_init(struct ci_hdrc *ci);
|
|
void ci_hdrc_otg_destroy(struct ci_hdrc *ci);
|
|
enum ci_role ci_otg_role(struct ci_hdrc *ci);
|
|
void ci_handle_vbus_change(struct ci_hdrc *ci);
|
|
|
|
#endif /* __DRIVERS_USB_CHIPIDEA_OTG_H */
|