mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 12:05:10 +07:00
28fd31f82d
Driver conversion from proprietary DVB tuner model to more general I2C driver model. Cc: Jean Delvare <khali@linux-fr.org> Signed-off-by: Antti Palosaari <crope@iki.fi> Signed-off-by: Mauro Carvalho Chehab <m.chehab@samsung.com>
255 lines
9.1 KiB
C
255 lines
9.1 KiB
C
/*
|
|
* Realtek RTL28xxU DVB USB driver
|
|
*
|
|
* Copyright (C) 2009 Antti Palosaari <crope@iki.fi>
|
|
* Copyright (C) 2011 Antti Palosaari <crope@iki.fi>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*/
|
|
|
|
#ifndef RTL28XXU_H
|
|
#define RTL28XXU_H
|
|
|
|
#include "dvb_usb.h"
|
|
|
|
/*
|
|
* USB commands
|
|
* (usb_control_msg() index parameter)
|
|
*/
|
|
|
|
#define DEMOD 0x0000
|
|
#define USB 0x0100
|
|
#define SYS 0x0200
|
|
#define I2C 0x0300
|
|
#define I2C_DA 0x0600
|
|
|
|
#define CMD_WR_FLAG 0x0010
|
|
#define CMD_DEMOD_RD 0x0000
|
|
#define CMD_DEMOD_WR 0x0010
|
|
#define CMD_USB_RD 0x0100
|
|
#define CMD_USB_WR 0x0110
|
|
#define CMD_SYS_RD 0x0200
|
|
#define CMD_IR_RD 0x0201
|
|
#define CMD_IR_WR 0x0211
|
|
#define CMD_SYS_WR 0x0210
|
|
#define CMD_I2C_RD 0x0300
|
|
#define CMD_I2C_WR 0x0310
|
|
#define CMD_I2C_DA_RD 0x0600
|
|
#define CMD_I2C_DA_WR 0x0610
|
|
|
|
|
|
struct rtl28xxu_priv {
|
|
u8 chip_id;
|
|
u8 tuner;
|
|
char *tuner_name;
|
|
u8 page; /* integrated demod active register page */
|
|
bool rc_active;
|
|
struct i2c_client *client;
|
|
};
|
|
|
|
enum rtl28xxu_chip_id {
|
|
CHIP_ID_NONE,
|
|
CHIP_ID_RTL2831U,
|
|
CHIP_ID_RTL2832U,
|
|
};
|
|
|
|
/* XXX: Hack. This must be keep sync with rtl2832 demod driver. */
|
|
enum rtl28xxu_tuner {
|
|
TUNER_NONE,
|
|
|
|
TUNER_RTL2830_QT1010 = 0x10,
|
|
TUNER_RTL2830_MT2060,
|
|
TUNER_RTL2830_MXL5005S,
|
|
|
|
TUNER_RTL2832_MT2266 = 0x20,
|
|
TUNER_RTL2832_FC2580,
|
|
TUNER_RTL2832_MT2063,
|
|
TUNER_RTL2832_MAX3543,
|
|
TUNER_RTL2832_TUA9001,
|
|
TUNER_RTL2832_MXL5007T,
|
|
TUNER_RTL2832_FC0012,
|
|
TUNER_RTL2832_E4000,
|
|
TUNER_RTL2832_TDA18272,
|
|
TUNER_RTL2832_FC0013,
|
|
TUNER_RTL2832_R820T,
|
|
TUNER_RTL2832_R828D,
|
|
};
|
|
|
|
struct rtl28xxu_req {
|
|
u16 value;
|
|
u16 index;
|
|
u16 size;
|
|
u8 *data;
|
|
};
|
|
|
|
struct rtl28xxu_reg_val {
|
|
u16 reg;
|
|
u8 val;
|
|
};
|
|
|
|
struct rtl28xxu_reg_val_mask {
|
|
u16 reg;
|
|
u8 val;
|
|
u8 mask;
|
|
};
|
|
|
|
/*
|
|
* memory map
|
|
*
|
|
* 0x0000 DEMOD : demodulator
|
|
* 0x2000 USB : SIE, USB endpoint, debug, DMA
|
|
* 0x3000 SYS : system
|
|
* 0xfc00 RC : remote controller (not RTL2831U)
|
|
*/
|
|
|
|
/*
|
|
* USB registers
|
|
*/
|
|
/* SIE Control Registers */
|
|
#define USB_SYSCTL 0x2000 /* USB system control */
|
|
#define USB_SYSCTL_0 0x2000 /* USB system control */
|
|
#define USB_SYSCTL_1 0x2001 /* USB system control */
|
|
#define USB_SYSCTL_2 0x2002 /* USB system control */
|
|
#define USB_SYSCTL_3 0x2003 /* USB system control */
|
|
#define USB_IRQSTAT 0x2008 /* SIE interrupt status */
|
|
#define USB_IRQEN 0x200C /* SIE interrupt enable */
|
|
#define USB_CTRL 0x2010 /* USB control */
|
|
#define USB_STAT 0x2014 /* USB status */
|
|
#define USB_DEVADDR 0x2018 /* USB device address */
|
|
#define USB_TEST 0x201C /* USB test mode */
|
|
#define USB_FRAME_NUMBER 0x2020 /* frame number */
|
|
#define USB_FIFO_ADDR 0x2028 /* address of SIE FIFO RAM */
|
|
#define USB_FIFO_CMD 0x202A /* SIE FIFO RAM access command */
|
|
#define USB_FIFO_DATA 0x2030 /* SIE FIFO RAM data */
|
|
/* Endpoint Registers */
|
|
#define EP0_SETUPA 0x20F8 /* EP 0 setup packet lower byte */
|
|
#define EP0_SETUPB 0x20FC /* EP 0 setup packet higher byte */
|
|
#define USB_EP0_CFG 0x2104 /* EP 0 configure */
|
|
#define USB_EP0_CTL 0x2108 /* EP 0 control */
|
|
#define USB_EP0_STAT 0x210C /* EP 0 status */
|
|
#define USB_EP0_IRQSTAT 0x2110 /* EP 0 interrupt status */
|
|
#define USB_EP0_IRQEN 0x2114 /* EP 0 interrupt enable */
|
|
#define USB_EP0_MAXPKT 0x2118 /* EP 0 max packet size */
|
|
#define USB_EP0_BC 0x2120 /* EP 0 FIFO byte counter */
|
|
#define USB_EPA_CFG 0x2144 /* EP A configure */
|
|
#define USB_EPA_CFG_0 0x2144 /* EP A configure */
|
|
#define USB_EPA_CFG_1 0x2145 /* EP A configure */
|
|
#define USB_EPA_CFG_2 0x2146 /* EP A configure */
|
|
#define USB_EPA_CFG_3 0x2147 /* EP A configure */
|
|
#define USB_EPA_CTL 0x2148 /* EP A control */
|
|
#define USB_EPA_CTL_0 0x2148 /* EP A control */
|
|
#define USB_EPA_CTL_1 0x2149 /* EP A control */
|
|
#define USB_EPA_CTL_2 0x214A /* EP A control */
|
|
#define USB_EPA_CTL_3 0x214B /* EP A control */
|
|
#define USB_EPA_STAT 0x214C /* EP A status */
|
|
#define USB_EPA_IRQSTAT 0x2150 /* EP A interrupt status */
|
|
#define USB_EPA_IRQEN 0x2154 /* EP A interrupt enable */
|
|
#define USB_EPA_MAXPKT 0x2158 /* EP A max packet size */
|
|
#define USB_EPA_MAXPKT_0 0x2158 /* EP A max packet size */
|
|
#define USB_EPA_MAXPKT_1 0x2159 /* EP A max packet size */
|
|
#define USB_EPA_MAXPKT_2 0x215A /* EP A max packet size */
|
|
#define USB_EPA_MAXPKT_3 0x215B /* EP A max packet size */
|
|
#define USB_EPA_FIFO_CFG 0x2160 /* EP A FIFO configure */
|
|
#define USB_EPA_FIFO_CFG_0 0x2160 /* EP A FIFO configure */
|
|
#define USB_EPA_FIFO_CFG_1 0x2161 /* EP A FIFO configure */
|
|
#define USB_EPA_FIFO_CFG_2 0x2162 /* EP A FIFO configure */
|
|
#define USB_EPA_FIFO_CFG_3 0x2163 /* EP A FIFO configure */
|
|
/* Debug Registers */
|
|
#define USB_PHYTSTDIS 0x2F04 /* PHY test disable */
|
|
#define USB_TOUT_VAL 0x2F08 /* USB time-out time */
|
|
#define USB_VDRCTRL 0x2F10 /* UTMI vendor signal control */
|
|
#define USB_VSTAIN 0x2F14 /* UTMI vendor signal status in */
|
|
#define USB_VLOADM 0x2F18 /* UTMI load vendor signal status in */
|
|
#define USB_VSTAOUT 0x2F1C /* UTMI vendor signal status out */
|
|
#define USB_UTMI_TST 0x2F80 /* UTMI test */
|
|
#define USB_UTMI_STATUS 0x2F84 /* UTMI status */
|
|
#define USB_TSTCTL 0x2F88 /* test control */
|
|
#define USB_TSTCTL2 0x2F8C /* test control 2 */
|
|
#define USB_PID_FORCE 0x2F90 /* force PID */
|
|
#define USB_PKTERR_CNT 0x2F94 /* packet error counter */
|
|
#define USB_RXERR_CNT 0x2F98 /* RX error counter */
|
|
#define USB_MEM_BIST 0x2F9C /* MEM BIST test */
|
|
#define USB_SLBBIST 0x2FA0 /* self-loop-back BIST */
|
|
#define USB_CNTTEST 0x2FA4 /* counter test */
|
|
#define USB_PHYTST 0x2FC0 /* USB PHY test */
|
|
#define USB_DBGIDX 0x2FF0 /* select individual block debug signal */
|
|
#define USB_DBGMUX 0x2FF4 /* debug signal module mux */
|
|
|
|
/*
|
|
* SYS registers
|
|
*/
|
|
/* demod control registers */
|
|
#define SYS_SYS0 0x3000 /* include DEMOD_CTL, GPO, GPI, GPOE */
|
|
#define SYS_DEMOD_CTL 0x3000 /* control register for DVB-T demodulator */
|
|
/* GPIO registers */
|
|
#define SYS_GPIO_OUT_VAL 0x3001 /* output value of GPIO */
|
|
#define SYS_GPIO_IN_VAL 0x3002 /* input value of GPIO */
|
|
#define SYS_GPIO_OUT_EN 0x3003 /* output enable of GPIO */
|
|
#define SYS_SYS1 0x3004 /* include GPD, SYSINTE, SYSINTS, GP_CFG0 */
|
|
#define SYS_GPIO_DIR 0x3004 /* direction control for GPIO */
|
|
#define SYS_SYSINTE 0x3005 /* system interrupt enable */
|
|
#define SYS_SYSINTS 0x3006 /* system interrupt status */
|
|
#define SYS_GPIO_CFG0 0x3007 /* PAD configuration for GPIO0-GPIO3 */
|
|
#define SYS_SYS2 0x3008 /* include GP_CFG1 and 3 reserved bytes */
|
|
#define SYS_GPIO_CFG1 0x3008 /* PAD configuration for GPIO4 */
|
|
#define SYS_DEMOD_CTL1 0x300B
|
|
|
|
/* IrDA registers */
|
|
#define SYS_IRRC_PSR 0x3020 /* IR protocol selection */
|
|
#define SYS_IRRC_PER 0x3024 /* IR protocol extension */
|
|
#define SYS_IRRC_SF 0x3028 /* IR sampling frequency */
|
|
#define SYS_IRRC_DPIR 0x302C /* IR data package interval */
|
|
#define SYS_IRRC_CR 0x3030 /* IR control */
|
|
#define SYS_IRRC_RP 0x3034 /* IR read port */
|
|
#define SYS_IRRC_SR 0x3038 /* IR status */
|
|
/* I2C master registers */
|
|
#define SYS_I2CCR 0x3040 /* I2C clock */
|
|
#define SYS_I2CMCR 0x3044 /* I2C master control */
|
|
#define SYS_I2CMSTR 0x3048 /* I2C master SCL timing */
|
|
#define SYS_I2CMSR 0x304C /* I2C master status */
|
|
#define SYS_I2CMFR 0x3050 /* I2C master FIFO */
|
|
|
|
/*
|
|
* IR registers
|
|
*/
|
|
#define IR_RX_BUF 0xFC00
|
|
#define IR_RX_IE 0xFD00
|
|
#define IR_RX_IF 0xFD01
|
|
#define IR_RX_CTRL 0xFD02
|
|
#define IR_RX_CFG 0xFD03
|
|
#define IR_MAX_DURATION0 0xFD04
|
|
#define IR_MAX_DURATION1 0xFD05
|
|
#define IR_IDLE_LEN0 0xFD06
|
|
#define IR_IDLE_LEN1 0xFD07
|
|
#define IR_GLITCH_LEN 0xFD08
|
|
#define IR_RX_BUF_CTRL 0xFD09
|
|
#define IR_RX_BUF_DATA 0xFD0A
|
|
#define IR_RX_BC 0xFD0B
|
|
#define IR_RX_CLK 0xFD0C
|
|
#define IR_RX_C_COUNT_L 0xFD0D
|
|
#define IR_RX_C_COUNT_H 0xFD0E
|
|
#define IR_SUSPEND_CTRL 0xFD10
|
|
#define IR_ERR_TOL_CTRL 0xFD11
|
|
#define IR_UNIT_LEN 0xFD12
|
|
#define IR_ERR_TOL_LEN 0xFD13
|
|
#define IR_MAX_H_TOL_LEN 0xFD14
|
|
#define IR_MAX_L_TOL_LEN 0xFD15
|
|
#define IR_MASK_CTRL 0xFD16
|
|
#define IR_MASK_DATA 0xFD17
|
|
#define IR_RES_MASK_ADDR 0xFD18
|
|
#define IR_RES_MASK_T_LEN 0xFD19
|
|
|
|
#endif
|