Leo (Hanghong) Ma 28fa24ad14 drm/amd/display: Change the delay time before enabling FEC ... [why] DP spec requires 1000 symbols delay between the end of link training and enabling FEC in the stream. Currently we are using 1 miliseconds delay which is not accurate. [how] One lane RBR should have the maximum time for transmitting 1000 LL codes which is 6.173 us. So using 7 microseconds delay instead of 1 miliseconds. Signed-off-by: Leo (Hanghong) Ma <hanghong.ma@amd.com> Reviewed-by: Harry Wentland <Harry.Wentland@amd.com> Reviewed-by: Nikola Cornij <Nikola.Cornij@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-12-05 18:18:33 -05:00
..
acp	treewide: Add SPDX license identifier - Makefile/Kconfig	2019-05-21 10:50:46 +02:00
amdgpu	drm/amdgpu: add cache flush workaround to gfx8 emit_fence	2019-12-05 17:54:55 -05:00
amdkfd	amdgpu: Enable KFD on POWER systems	2019-11-26 12:24:53 -05:00
display	drm/amd/display: Change the delay time before enabling FEC	2019-12-05 18:18:33 -05:00
include	drm/amd/powerplay: support xgmi pstate setting on powerplay routine V2	2019-11-06 16:27:46 -05:00
powerplay	drm/amdgpu: add header line for power profile on Arcturus	2019-12-05 17:54:41 -05:00