mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-24 07:29:37 +07:00
27922ff598
New PWM module provides two individual clocks for APB clock and function clock. Signed-off-by: David Wu <david.wu@rock-chips.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Thierry Reding <thierry.reding@gmail.com>
27 lines
1012 B
Plaintext
27 lines
1012 B
Plaintext
Rockchip PWM controller
|
|
|
|
Required properties:
|
|
- compatible: should be "rockchip,<name>-pwm"
|
|
"rockchip,rk2928-pwm": found on RK29XX,RK3066 and RK3188 SoCs
|
|
"rockchip,rk3288-pwm": found on RK3288 SoC
|
|
"rockchip,vop-pwm": found integrated in VOP on RK3288 SoC
|
|
- reg: physical base address and length of the controller's registers
|
|
- clocks: See ../clock/clock-bindings.txt
|
|
- For older hardware (rk2928, rk3066, rk3188, rk3228, rk3288, rk3399):
|
|
- There is one clock that's used both to derive the functional clock
|
|
for the device and as the bus clock.
|
|
- For newer hardware (rk3328 and future socs): specified by name
|
|
- "pwm": This is used to derive the functional clock.
|
|
- "pclk": This is the APB bus clock.
|
|
- #pwm-cells: must be 2 (rk2928) or 3 (rk3288). See pwm.txt in this directory
|
|
for a description of the cell format.
|
|
|
|
Example:
|
|
|
|
pwm0: pwm@20030000 {
|
|
compatible = "rockchip,rk2928-pwm";
|
|
reg = <0x20030000 0x10>;
|
|
clocks = <&cru PCLK_PWM01>;
|
|
#pwm-cells = <2>;
|
|
};
|