AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-03-02 20:25:48 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity
27401d126b
linux_dsm_epyc7002/drivers/gpu/drm/i915
History
Thomas Daniel 27401d126b drm/i915/bdw: Enable execlists by default where supported 
Execlist support in the i915 driver is now considered good enough for the
feature to be enabled by default on Gen8 and later and routinely tested.
Adjusted i915 parameters structure initialization to reflect this and updated
the comment in intel_sanitize_enable_execlists().

There's still work to do before we can let the wider massive onto it,
but there's still time left before the 3.20 cutoff.

v2: Update the MODULE_PARM_DESC too.

Issue: VIZ-2020
Signed-off-by: Thomas Daniel <thomas.daniel@intel.com>
[danvet: Add note that there's still some work left to do.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2014-12-15 11:25:28 +01:00
..
dvo_ch7xxx.c
dvo_ch7017.c
dvo_ivch.c
dvo_ns2501.c
dvo_sil164.c
dvo_tfp410.c
dvo.h
i915_cmd_parser.c drm/i915: Add MI_SET_APPID cmd to cmd parser tables 2014-12-10 17:47:21 +01:00
i915_debugfs.c drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_dma.c drm/i915: Remove user pinning code 2014-12-03 09:35:11 +01:00
i915_drv.c drm/i915: Deal with video overlay on GPU reset 2014-12-03 09:35:24 +01:00
i915_drv.h drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_gem_context.c drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_gem_debug.c
i915_gem_dmabuf.c
i915_gem_evict.c
i915_gem_execbuffer.c drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_gem_gtt.c drm/i915: Documentation for multiple GGTT views 2014-12-15 11:25:27 +01:00
i915_gem_gtt.h drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_gem_render_state.c drm/i915: Remove obsolete seqno parameter from 'i915_add_request' 2014-12-03 09:35:19 +01:00
i915_gem_render_state.h
i915_gem_stolen.c
i915_gem_tiling.c drm/i915: Replace last_[rwf]_seqno with last_[rwf]_req 2014-12-03 09:35:14 +01:00
i915_gem_userptr.c
i915_gem.c drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_gpu_error.c drm/i915: Infrastructure for supporting different GGTT views per object 2014-12-15 11:25:04 +01:00
i915_ioc32.c
i915_irq.c drm/i915: Name the lrc irq handler correctly 2014-12-15 09:54:05 +01:00
i915_params.c drm/i915/bdw: Enable execlists by default where supported 2014-12-15 11:25:28 +01:00
i915_reg.h drm/i915: Engage the DP scramble reset for pipe C on CHV 2014-12-10 17:47:24 +01:00
i915_suspend.c drm/i915: Move FBC stuff to intel_fbc.c 2014-12-10 17:47:20 +01:00
i915_sysfs.c
i915_trace_points.c
i915_trace.h drm/i915: Additional request structure tracing 2014-12-06 01:46:27 +01:00
i915_ums.c
intel_acpi.c
intel_audio.c
intel_bios.c drm/i915: Parse VBT PSR block. 2014-12-03 09:35:05 +01:00
intel_bios.h drm/i915: Pixel Clock changes for DSI dual link 2014-12-05 15:28:20 +01:00
intel_crt.c
intel_ddi.c drm/i915/skl: Update the DDI translation values for DP/eDP 1.3 2014-12-03 17:56:37 +01:00
intel_display.c drm/i915: Use BUILD_BUG if possible in the i915 WARN_ON 2014-12-15 09:54:22 +01:00
intel_dp_mst.c
intel_dp.c drm/i915: Enable PSR for Baytrail and Braswell. 2014-12-03 09:35:10 +01:00
intel_drv.h drm/i915: Move FBC stuff to intel_fbc.c 2014-12-10 17:47:20 +01:00
intel_dsi_cmd.c drm/i915: Dual link needs Shutdown and Turn on packet for both ports 2014-12-05 15:28:26 +01:00
intel_dsi_cmd.h drm/i915: Added port as parameter to the functions which does read/write of DSI Controller 2014-12-04 12:21:58 +01:00
intel_dsi_panel_vbt.c drm/i915: Changes related to the sequence port no for 2014-12-15 09:54:22 +01:00
intel_dsi_pll.c drm/i915: Use DSI Pll1 for enabling MIPI DSI on Port C 2014-12-10 17:47:21 +01:00
intel_dsi.c drm/i915: Software workaround for getting the HW status of DSI Port C on BYT 2014-12-10 17:47:22 +01:00
intel_dsi.h drm/i915: Pixel Clock changes for DSI dual link 2014-12-05 15:28:20 +01:00
intel_dvo.c
intel_fbc.c drm/i915: Introduce FBC DocBook. 2014-12-10 17:47:23 +01:00
intel_fbdev.c
intel_fifo_underrun.c
intel_frontbuffer.c
intel_hdmi.c drm/i915/chv: Enable AVI, SPD and HDMI infoframes for CHV. 2014-12-03 09:29:34 +01:00
intel_i2c.c
intel_lrc.c drm/i915/bdw: Enable execlists by default where supported 2014-12-15 11:25:28 +01:00
intel_lrc.h drm/i915: Name the lrc irq handler correctly 2014-12-15 09:54:05 +01:00
intel_lvds.c
intel_modes.c
intel_opregion.c
intel_overlay.c drm/i915: Deal with video overlay on GPU reset 2014-12-03 09:35:24 +01:00
intel_panel.c Linux 3.18-rc7 2014-12-02 10:58:33 +10:00
intel_pm.c drm/i915/skl: Correctly updating sprite wm parameter 2014-12-15 11:25:28 +01:00
intel_psr.c drm/i915: VLV/CHV PSR Software timer mode 2014-12-03 09:35:08 +01:00
intel_renderstate_gen6.c drm/i915: Add headers to the various render state 2014-12-10 17:47:23 +01:00
intel_renderstate_gen7.c drm/i915: Add headers to the various render state 2014-12-10 17:47:23 +01:00
intel_renderstate_gen8.c drm/i915: Add headers to the various render state 2014-12-10 17:47:23 +01:00
intel_renderstate_gen9.c drm/i915: Add headers to the various render state 2014-12-10 17:47:23 +01:00
intel_renderstate.h
intel_ringbuffer.c drm/i915/bdw: Add WaForceEnableNonCoherent label 2014-12-10 17:47:27 +01:00
intel_ringbuffer.h drm/i915: s/init()/init_hw()/ in intel_engine_cs 2014-12-03 09:35:27 +01:00
intel_runtime_pm.c drm/i915: Fix short description of intel_display_power_is_enabled() 2014-12-03 09:35:12 +01:00
intel_sdvo_regs.h
intel_sdvo.c
intel_sideband.c
intel_sprite.c drm/i915: Move FBC stuff to intel_fbc.c 2014-12-10 17:47:20 +01:00
intel_tv.c
intel_uncore.c drm/i915: Forcewake Register Range changes for CHV 2014-12-15 09:54:23 +01:00
Kconfig
Makefile drm/i915: Move FBC stuff to intel_fbc.c 2014-12-10 17:47:20 +01:00