AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-24 15:11:00 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity
26cd441c52
linux_dsm_epyc7002/arch/arm/include/debug
History
Dmitry Osipenko 2de0745463 ARM: 9043/1: tegra: Fix misplaced tegra_uart_config in decompressor 
commit 538eea5362a1179dfa7770dd2b6607dc30cc50c6 upstream.

The tegra_uart_config of the DEBUG_LL code is now placed right at the
start of the .text section after commit which enabled debug output in the
decompressor. Tegra devices are not booting anymore if DEBUG_LL is enabled
since tegra_uart_config data is executes as a code. Fix the misplaced
tegra_uart_config storage by embedding it into the code.

Cc: stable@vger.kernel.org
Fixes: 2596a72d33 ("ARM: 9009/1: uncompress: Enable debug in head.S")
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2021-02-10 09:29:20 +01:00
..
8250.S ARM: 9005/1: debug: Select flow control for all debug UARTs 2020-09-15 14:35:28 +01:00
asm9260.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
at91.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
bcm63xx.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
brcmstb.S ARM: SoC platform updates 2020-10-24 10:33:08 -07:00
clps711x.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
dc21285.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
digicolor.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
efm32.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
exynos.S ARM: EXYNOS: Add SPDX license identifiers 2018-02-12 19:55:21 +01:00
icedcc.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
imx-uart.h treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 2019-06-19 17:09:55 +02:00
imx.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
meson.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
msm.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
omap2plus.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
palmchip.S License cleanup: add SPDX GPL-2.0 license identifier to files with no license 2017-11-02 11:10:55 +01:00
pl01x.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
renesas-scif.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
s3c24xx.S treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 2019-06-19 17:09:55 +02:00
s5pv210.S treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 2019-06-19 17:09:55 +02:00
sa1100.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
samsung.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
sirf.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
sti.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
stm32.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
tegra.S ARM: 9043/1: tegra: Fix misplaced tegra_uart_config in decompressor 2021-02-10 09:29:20 +01:00
uncompress.h License cleanup: add SPDX GPL-2.0 license identifier to files with no license 2017-11-02 11:10:55 +01:00
ux500.S ARM: ux500: simplify and move debug UART 2019-07-23 10:44:14 +02:00
vexpress.S treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 2019-06-19 17:09:55 +02:00
vf.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
vt8500.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00
zynq.S ARM: 9004/1: debug: Split waituart to CTS and TXRDY 2020-09-15 14:35:27 +01:00