mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 20:16:23 +07:00
25dcb5dd7b
Split patch for review containing: defines, structs, io and low level functions and interrupt callbacks. DMA driver for Texas Instruments K3 NAVSS Unified DMA – Peripheral Root Complex (UDMA-P) The UDMA-P is intended to perform similar (but significantly upgraded) functions as the packet-oriented DMA used on previous SoC devices. The UDMA-P module supports the transmission and reception of various packet types. The UDMA-P is architected to facilitate the segmentation and reassembly of SoC DMA data structure compliant packets to/from smaller data blocks that are natively compatible with the specific requirements of each connected peripheral. Multiple Tx and Rx channels are provided within the DMA which allow multiple segmentation or reassembly operations to be ongoing. The DMA controller maintains state information for each of the channels which allows packet segmentation and reassembly operations to be time division multiplexed between channels in order to share the underlying DMA hardware. An external DMA scheduler is used to control the ordering and rate at which this multiplexing occurs for Transmit operations. The ordering and rate of Receive operations is indirectly controlled by the order in which blocks are pushed into the DMA on the Rx PSI-L interface. The UDMA-P also supports acting as both a UTC and UDMA-C for its internal channels. Channels in the UDMA-P can be configured to be either Packet-Based or Third-Party channels on a channel by channel basis. The initial driver supports: - MEM_TO_MEM (TR mode) - DEV_TO_MEM (Packet / TR mode) - MEM_TO_DEV (Packet / TR mode) - Cyclic (Packet / TR mode) - Metadata for descriptors Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com> Tested-by: Keerthy <j-keerthy@ti.com> Reviewed-by: Grygorii Strashko <grygorii.strashko@ti.com> Link: https://lore.kernel.org/r/20191223110458.30766-11-peter.ujfalusi@ti.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
55 lines
1.5 KiB
Plaintext
55 lines
1.5 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
#
|
|
# Texas Instruments DMA drivers
|
|
#
|
|
|
|
config TI_CPPI41
|
|
tristate "Texas Instruments CPPI 4.1 DMA support"
|
|
depends on (ARCH_OMAP || ARCH_DAVINCI_DA8XX)
|
|
select DMA_ENGINE
|
|
help
|
|
The Communications Port Programming Interface (CPPI) 4.1 DMA engine
|
|
is currently used by the USB driver on AM335x and DA8xx platforms.
|
|
|
|
config TI_EDMA
|
|
tristate "Texas Instruments EDMA support"
|
|
depends on ARCH_DAVINCI || ARCH_OMAP || ARCH_KEYSTONE || COMPILE_TEST
|
|
select DMA_ENGINE
|
|
select DMA_VIRTUAL_CHANNELS
|
|
select TI_DMA_CROSSBAR if (ARCH_OMAP || COMPILE_TEST)
|
|
default y
|
|
help
|
|
Enable support for the TI EDMA (Enhanced DMA) controller. This DMA
|
|
engine is found on TI DaVinci, AM33xx, AM43xx, DRA7xx and Keystone 2
|
|
parts.
|
|
|
|
config DMA_OMAP
|
|
tristate "Texas Instruments sDMA (omap-dma) support"
|
|
depends on ARCH_OMAP || COMPILE_TEST
|
|
select DMA_ENGINE
|
|
select DMA_VIRTUAL_CHANNELS
|
|
select TI_DMA_CROSSBAR if (SOC_DRA7XX || COMPILE_TEST)
|
|
default y
|
|
help
|
|
Enable support for the TI sDMA (System DMA or DMA4) controller. This
|
|
DMA engine is found on OMAP and DRA7xx parts.
|
|
|
|
config TI_K3_UDMA
|
|
bool "Texas Instruments UDMA support"
|
|
depends on ARCH_K3 || COMPILE_TEST
|
|
depends on TI_SCI_PROTOCOL
|
|
depends on TI_SCI_INTA_IRQCHIP
|
|
select DMA_ENGINE
|
|
select DMA_VIRTUAL_CHANNELS
|
|
select TI_K3_RINGACC
|
|
select TI_K3_PSIL
|
|
help
|
|
Enable support for the TI UDMA (Unified DMA) controller. This
|
|
DMA engine is used in AM65x and j721e.
|
|
|
|
config TI_K3_PSIL
|
|
bool
|
|
|
|
config TI_DMA_CROSSBAR
|
|
bool
|