mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 10:36:39 +07:00
d037e100d1
Clean all #ifdef's added to OMAP2 clock code to make it COMMON clk ready, not that CONFIG_COMMON_CLK is enabled. Signed-off-by: Rajendra Nayak <rnayak@ti.com> [paul@pwsan.com: also drop CONFIG_COMMON_CLK tests around APLL recalc_rate functions] Signed-off-by: Mike Turquette <mturquette@ti.com> [paul@pwsan.com: remove some ifdefs in mach-omap2/io.c] Signed-off-by: Paul Walmsley <paul@pwsan.com>
63 lines
2.0 KiB
C
63 lines
2.0 KiB
C
/*
|
|
* OMAP2 clock function prototypes and macros
|
|
*
|
|
* Copyright (C) 2005-2010 Texas Instruments, Inc.
|
|
* Copyright (C) 2004-2010 Nokia Corporation
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_MACH_OMAP2_CLOCK2XXX_H
|
|
#define __ARCH_ARM_MACH_OMAP2_CLOCK2XXX_H
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include "clock.h"
|
|
|
|
unsigned long omap2_table_mpu_recalc(struct clk_hw *clk,
|
|
unsigned long parent_rate);
|
|
int omap2_select_table_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long parent_rate);
|
|
long omap2_round_to_table_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long *parent_rate);
|
|
unsigned long omap2xxx_sys_clk_recalc(struct clk_hw *clk,
|
|
unsigned long parent_rate);
|
|
unsigned long omap2_osc_clk_recalc(struct clk_hw *clk,
|
|
unsigned long parent_rate);
|
|
unsigned long omap2_dpllcore_recalc(struct clk_hw *hw,
|
|
unsigned long parent_rate);
|
|
int omap2_reprogram_dpllcore(struct clk_hw *clk, unsigned long rate,
|
|
unsigned long parent_rate);
|
|
void omap2xxx_clkt_dpllcore_init(struct clk_hw *hw);
|
|
unsigned long omap2_clk_apll54_recalc(struct clk_hw *hw,
|
|
unsigned long parent_rate);
|
|
unsigned long omap2_clk_apll96_recalc(struct clk_hw *hw,
|
|
unsigned long parent_rate);
|
|
unsigned long omap2xxx_clk_get_core_rate(void);
|
|
u32 omap2xxx_get_apll_clkin(void);
|
|
u32 omap2xxx_get_sysclkdiv(void);
|
|
void omap2xxx_clk_prepare_for_reboot(void);
|
|
void omap2xxx_clkt_vps_check_bootloader_rates(void);
|
|
void omap2xxx_clkt_vps_late_init(void);
|
|
|
|
#ifdef CONFIG_SOC_OMAP2420
|
|
int omap2420_clk_init(void);
|
|
#else
|
|
#define omap2420_clk_init() do { } while(0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_OMAP2430
|
|
int omap2430_clk_init(void);
|
|
#else
|
|
#define omap2430_clk_init() do { } while(0)
|
|
#endif
|
|
|
|
extern void __iomem *prcm_clksrc_ctrl;
|
|
|
|
extern struct clk_hw *dclk_hw;
|
|
int omap2_enable_osc_ck(struct clk_hw *hw);
|
|
void omap2_disable_osc_ck(struct clk_hw *hw);
|
|
int omap2_clk_apll96_enable(struct clk_hw *hw);
|
|
int omap2_clk_apll54_enable(struct clk_hw *hw);
|
|
void omap2_clk_apll96_disable(struct clk_hw *hw);
|
|
void omap2_clk_apll54_disable(struct clk_hw *hw);
|
|
|
|
#endif
|