mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
466eed22d1
Rather than remove and/or mangle inb_p/outb_p we want to remove the use of them from inappropriate places. For the PIC/PIT this may eventually depend on 32/64bitism or similar so start by adding inb/outb_pit and inb/outb_pic so that we can make them use any scheme we settle on without disturbing the existing, correct (for ISA), port 0x80 usage. (eg we can make inb_pit use udelay without messing up inb_p). Floppy already does this for the fdc. That really only leaves the CMOS as a core logic item to tackle, and bits of parallel port handling in the chipset layers. Signed-off-by: Alan Cox <alan@redhat.com> Signed-off-by: Ingo Molnar <mingo@elte.hu> Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
36 lines
961 B
C
36 lines
961 B
C
#ifndef __ASM_I8259_H__
|
|
#define __ASM_I8259_H__
|
|
|
|
extern unsigned int cached_irq_mask;
|
|
|
|
#define __byte(x,y) (((unsigned char *) &(y))[x])
|
|
#define cached_master_mask (__byte(0, cached_irq_mask))
|
|
#define cached_slave_mask (__byte(1, cached_irq_mask))
|
|
|
|
/* i8259A PIC registers */
|
|
#define PIC_MASTER_CMD 0x20
|
|
#define PIC_MASTER_IMR 0x21
|
|
#define PIC_MASTER_ISR PIC_MASTER_CMD
|
|
#define PIC_MASTER_POLL PIC_MASTER_ISR
|
|
#define PIC_MASTER_OCW3 PIC_MASTER_ISR
|
|
#define PIC_SLAVE_CMD 0xa0
|
|
#define PIC_SLAVE_IMR 0xa1
|
|
|
|
/* i8259A PIC related value */
|
|
#define PIC_CASCADE_IR 2
|
|
#define MASTER_ICW4_DEFAULT 0x01
|
|
#define SLAVE_ICW4_DEFAULT 0x01
|
|
#define PIC_ICW4_AEOI 2
|
|
|
|
extern spinlock_t i8259A_lock;
|
|
|
|
extern void init_8259A(int auto_eoi);
|
|
extern void enable_8259A_irq(unsigned int irq);
|
|
extern void disable_8259A_irq(unsigned int irq);
|
|
extern unsigned int startup_8259A_irq(unsigned int irq);
|
|
|
|
#define inb_pic inb_p
|
|
#define outb_pic outb_p
|
|
|
|
#endif /* __ASM_I8259_H__ */
|