mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 09:25:05 +07:00
596c5ea465
This patch corrects the SPDX License Identifier style in header files related to Clock Drivers for Renesas Socs. For C header files Documentation/process/license-rules.rst mandates C-like comments (opposed to C source files where C++ style should be used) Changes made by using a script provided by Joe Perches here: https://lkml.org/lkml/2019/2/7/46 Suggested-by: Joe Perches <joe@perches.com> Signed-off-by: Nishad Kamdar <nishadkamdar@gmail.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
41 lines
1006 B
C
41 lines
1006 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* R-Car Gen2 Clock Pulse Generator
|
|
*
|
|
* Copyright (C) 2016 Cogent Embedded Inc.
|
|
*/
|
|
|
|
#ifndef __CLK_RENESAS_RCAR_GEN2_CPG_H__
|
|
#define __CLK_RENESAS_RCAR_GEN2_CPG_H__
|
|
|
|
enum rcar_gen2_clk_types {
|
|
CLK_TYPE_GEN2_MAIN = CLK_TYPE_CUSTOM,
|
|
CLK_TYPE_GEN2_PLL0,
|
|
CLK_TYPE_GEN2_PLL1,
|
|
CLK_TYPE_GEN2_PLL3,
|
|
CLK_TYPE_GEN2_Z,
|
|
CLK_TYPE_GEN2_LB,
|
|
CLK_TYPE_GEN2_ADSP,
|
|
CLK_TYPE_GEN2_SDH,
|
|
CLK_TYPE_GEN2_SD0,
|
|
CLK_TYPE_GEN2_SD1,
|
|
CLK_TYPE_GEN2_QSPI,
|
|
CLK_TYPE_GEN2_RCAN,
|
|
};
|
|
|
|
struct rcar_gen2_cpg_pll_config {
|
|
unsigned int extal_div;
|
|
unsigned int pll1_mult;
|
|
unsigned int pll3_mult;
|
|
unsigned int pll0_mult; /* leave as zero if PLL0CR exists */
|
|
};
|
|
|
|
struct clk *rcar_gen2_cpg_clk_register(struct device *dev,
|
|
const struct cpg_core_clk *core, const struct cpg_mssr_info *info,
|
|
struct clk **clks, void __iomem *base,
|
|
struct raw_notifier_head *notifiers);
|
|
int rcar_gen2_cpg_init(const struct rcar_gen2_cpg_pll_config *config,
|
|
unsigned int pll0_div, u32 mode);
|
|
|
|
#endif
|