mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 19:18:50 +07:00
08dbd0f8ef
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 and only version 2 as published by the free software foundation this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not write to the free software foundation inc 51 franklin street fifth floor boston ma 02110 1301 usa extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 94 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141334.043630402@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
78 lines
2.1 KiB
C
78 lines
2.1 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* First-level interrupt controller model for Hexagon.
|
|
*
|
|
* Copyright (c) 2010-2011, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#include <linux/interrupt.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/hexagon_vm.h>
|
|
|
|
static void mask_irq(struct irq_data *data)
|
|
{
|
|
__vmintop_locdis((long) data->irq);
|
|
}
|
|
|
|
static void mask_irq_num(unsigned int irq)
|
|
{
|
|
__vmintop_locdis((long) irq);
|
|
}
|
|
|
|
static void unmask_irq(struct irq_data *data)
|
|
{
|
|
__vmintop_locen((long) data->irq);
|
|
}
|
|
|
|
/* This is actually all we need for handle_fasteoi_irq */
|
|
static void eoi_irq(struct irq_data *data)
|
|
{
|
|
__vmintop_globen((long) data->irq);
|
|
}
|
|
|
|
/* Power mamangement wake call. We don't need this, however,
|
|
* if this is absent, then an -ENXIO error is returned to the
|
|
* msm_serial driver, and it fails to correctly initialize.
|
|
* This is a bug in the msm_serial driver, but, for now, we
|
|
* work around it here, by providing this bogus handler.
|
|
* XXX FIXME!!! remove this when msm_serial is fixed.
|
|
*/
|
|
static int set_wake(struct irq_data *data, unsigned int on)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static struct irq_chip hexagon_irq_chip = {
|
|
.name = "HEXAGON",
|
|
.irq_mask = mask_irq,
|
|
.irq_unmask = unmask_irq,
|
|
.irq_set_wake = set_wake,
|
|
.irq_eoi = eoi_irq
|
|
};
|
|
|
|
/**
|
|
* The hexagon core comes with a first-level interrupt controller
|
|
* with 32 total possible interrupts. When the core is embedded
|
|
* into different systems/platforms, it is typically wrapped by
|
|
* macro cells that provide one or more second-level interrupt
|
|
* controllers that are cascaded into one or more of the first-level
|
|
* interrupts handled here. The precise wiring of these other
|
|
* irqs varies from platform to platform, and are set up & configured
|
|
* in the platform-specific files.
|
|
*
|
|
* The first-level interrupt controller is wrapped by the VM, which
|
|
* virtualizes the interrupt controller for us. It provides a very
|
|
* simple, fast & efficient API, and so the fasteoi handler is
|
|
* appropriate for this case.
|
|
*/
|
|
void __init init_IRQ(void)
|
|
{
|
|
int irq;
|
|
|
|
for (irq = 0; irq < HEXAGON_CPUINTS; irq++) {
|
|
mask_irq_num(irq);
|
|
irq_set_chip_and_handler(irq, &hexagon_irq_chip,
|
|
handle_fasteoi_irq);
|
|
}
|
|
}
|