mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-15 21:56:40 +07:00
2336f19d78
Currently, the reset interrupt will be cleared firstly, so when
reset fails, if interrupt status register has reset interrupt,
it means there is a new coming reset.
Fixes:
|
||
---|---|---|
.. | ||
hns | ||
hns3 | ||
hip04_eth.c | ||
hisi_femac.c | ||
hix5hd2_gmac.c | ||
hns_mdio.c | ||
Kconfig | ||
Makefile |