mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 05:06:55 +07:00
cd871d517d
Since the Arria10's reset register offset is different from the Cyclone/Arria 5, it's best to add a new DT_MACHINE_START() for the Arria10. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com> --- v2: use altera_a10_dt_match for the A10 machine desc
54 lines
1.7 KiB
C
54 lines
1.7 KiB
C
/*
|
|
* Copyright 2012 Pavel Machek <pavel@denx.de>
|
|
* Copyright (C) 2012-2015 Altera Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __MACH_CORE_H
|
|
#define __MACH_CORE_H
|
|
|
|
#define SOCFPGA_RSTMGR_CTRL 0x04
|
|
#define SOCFPGA_RSTMGR_MODMPURST 0x10
|
|
#define SOCFPGA_RSTMGR_MODPERRST 0x14
|
|
#define SOCFPGA_RSTMGR_BRGMODRST 0x1c
|
|
|
|
#define SOCFPGA_A10_RSTMGR_CTRL 0xC
|
|
#define SOCFPGA_A10_RSTMGR_MODMPURST 0x20
|
|
|
|
/* System Manager bits */
|
|
#define RSTMGR_CTRL_SWCOLDRSTREQ 0x1 /* Cold Reset */
|
|
#define RSTMGR_CTRL_SWWARMRSTREQ 0x2 /* Warm Reset */
|
|
|
|
#define RSTMGR_MPUMODRST_CPU1 0x2 /* CPU1 Reset */
|
|
|
|
extern void socfpga_init_clocks(void);
|
|
extern void socfpga_sysmgr_init(void);
|
|
|
|
extern void __iomem *sys_manager_base_addr;
|
|
extern void __iomem *rst_manager_base_addr;
|
|
extern void __iomem *sdr_ctl_base_addr;
|
|
|
|
u32 socfpga_sdram_self_refresh(u32 sdr_base);
|
|
extern unsigned int socfpga_sdram_self_refresh_sz;
|
|
|
|
extern char secondary_trampoline, secondary_trampoline_end;
|
|
|
|
extern unsigned long socfpga_cpu1start_addr;
|
|
|
|
#define SOCFPGA_SCU_VIRT_BASE 0xfee00000
|
|
|
|
#endif
|