mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 03:45:20 +07:00
951ebf58bf
The ocram on imx6q is 256 KiB while on imx6dl it's 128 KiB. Let's have separate node for imx6q and imx6dl. It also changes imx6q size 0x3f000 to 0x40000 to match the hardware. Signed-off-by: Shawn Guo <shawn.guo@linaro.org> Acked-by: Liu Ying <Ying.Liu@freescale.com>
162 lines
4.3 KiB
Plaintext
162 lines
4.3 KiB
Plaintext
|
|
/*
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
|
|
#include "imx6q-pinfunc.h"
|
|
#include "imx6qdl.dtsi"
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
compatible = "arm,cortex-a9";
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
next-level-cache = <&L2>;
|
|
operating-points = <
|
|
/* kHz uV */
|
|
1200000 1275000
|
|
996000 1250000
|
|
792000 1150000
|
|
396000 950000
|
|
>;
|
|
clock-latency = <61036>; /* two CLK32 periods */
|
|
clocks = <&clks 104>, <&clks 6>, <&clks 16>,
|
|
<&clks 17>, <&clks 170>;
|
|
clock-names = "arm", "pll2_pfd2_396m", "step",
|
|
"pll1_sw", "pll1_sys";
|
|
arm-supply = <®_arm>;
|
|
pu-supply = <®_pu>;
|
|
soc-supply = <®_soc>;
|
|
};
|
|
|
|
cpu@1 {
|
|
compatible = "arm,cortex-a9";
|
|
device_type = "cpu";
|
|
reg = <1>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
|
|
cpu@2 {
|
|
compatible = "arm,cortex-a9";
|
|
device_type = "cpu";
|
|
reg = <2>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
|
|
cpu@3 {
|
|
compatible = "arm,cortex-a9";
|
|
device_type = "cpu";
|
|
reg = <3>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
};
|
|
|
|
soc {
|
|
ocram: sram@00900000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x00900000 0x40000>;
|
|
clocks = <&clks 142>;
|
|
};
|
|
|
|
aips-bus@02000000 { /* AIPS1 */
|
|
spba-bus@02000000 {
|
|
ecspi5: ecspi@02018000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
|
|
reg = <0x02018000 0x4000>;
|
|
interrupts = <0 35 0x04>;
|
|
clocks = <&clks 116>, <&clks 116>;
|
|
clock-names = "ipg", "per";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
iomuxc: iomuxc@020e0000 {
|
|
compatible = "fsl,imx6q-iomuxc";
|
|
|
|
ipu2 {
|
|
pinctrl_ipu2_1: ipu2grp-1 {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_DI0_DISP_CLK__IPU2_DI0_DISP_CLK 0x10
|
|
MX6QDL_PAD_DI0_PIN15__IPU2_DI0_PIN15 0x10
|
|
MX6QDL_PAD_DI0_PIN2__IPU2_DI0_PIN02 0x10
|
|
MX6QDL_PAD_DI0_PIN3__IPU2_DI0_PIN03 0x10
|
|
MX6QDL_PAD_DI0_PIN4__IPU2_DI0_PIN04 0x80000000
|
|
MX6QDL_PAD_DISP0_DAT0__IPU2_DISP0_DATA00 0x10
|
|
MX6QDL_PAD_DISP0_DAT1__IPU2_DISP0_DATA01 0x10
|
|
MX6QDL_PAD_DISP0_DAT2__IPU2_DISP0_DATA02 0x10
|
|
MX6QDL_PAD_DISP0_DAT3__IPU2_DISP0_DATA03 0x10
|
|
MX6QDL_PAD_DISP0_DAT4__IPU2_DISP0_DATA04 0x10
|
|
MX6QDL_PAD_DISP0_DAT5__IPU2_DISP0_DATA05 0x10
|
|
MX6QDL_PAD_DISP0_DAT6__IPU2_DISP0_DATA06 0x10
|
|
MX6QDL_PAD_DISP0_DAT7__IPU2_DISP0_DATA07 0x10
|
|
MX6QDL_PAD_DISP0_DAT8__IPU2_DISP0_DATA08 0x10
|
|
MX6QDL_PAD_DISP0_DAT9__IPU2_DISP0_DATA09 0x10
|
|
MX6QDL_PAD_DISP0_DAT10__IPU2_DISP0_DATA10 0x10
|
|
MX6QDL_PAD_DISP0_DAT11__IPU2_DISP0_DATA11 0x10
|
|
MX6QDL_PAD_DISP0_DAT12__IPU2_DISP0_DATA12 0x10
|
|
MX6QDL_PAD_DISP0_DAT13__IPU2_DISP0_DATA13 0x10
|
|
MX6QDL_PAD_DISP0_DAT14__IPU2_DISP0_DATA14 0x10
|
|
MX6QDL_PAD_DISP0_DAT15__IPU2_DISP0_DATA15 0x10
|
|
MX6QDL_PAD_DISP0_DAT16__IPU2_DISP0_DATA16 0x10
|
|
MX6QDL_PAD_DISP0_DAT17__IPU2_DISP0_DATA17 0x10
|
|
MX6QDL_PAD_DISP0_DAT18__IPU2_DISP0_DATA18 0x10
|
|
MX6QDL_PAD_DISP0_DAT19__IPU2_DISP0_DATA19 0x10
|
|
MX6QDL_PAD_DISP0_DAT20__IPU2_DISP0_DATA20 0x10
|
|
MX6QDL_PAD_DISP0_DAT21__IPU2_DISP0_DATA21 0x10
|
|
MX6QDL_PAD_DISP0_DAT22__IPU2_DISP0_DATA22 0x10
|
|
MX6QDL_PAD_DISP0_DAT23__IPU2_DISP0_DATA23 0x10
|
|
>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
sata: sata@02200000 {
|
|
compatible = "fsl,imx6q-ahci";
|
|
reg = <0x02200000 0x4000>;
|
|
interrupts = <0 39 0x04>;
|
|
clocks = <&clks 154>, <&clks 187>, <&clks 105>;
|
|
clock-names = "sata", "sata_ref", "ahb";
|
|
status = "disabled";
|
|
};
|
|
|
|
ipu2: ipu@02800000 {
|
|
#crtc-cells = <1>;
|
|
compatible = "fsl,imx6q-ipu";
|
|
reg = <0x02800000 0x400000>;
|
|
interrupts = <0 8 0x4 0 7 0x4>;
|
|
clocks = <&clks 133>, <&clks 134>, <&clks 137>;
|
|
clock-names = "bus", "di0", "di1";
|
|
resets = <&src 4>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&ldb {
|
|
clocks = <&clks 33>, <&clks 34>,
|
|
<&clks 39>, <&clks 40>, <&clks 41>, <&clks 42>,
|
|
<&clks 135>, <&clks 136>;
|
|
clock-names = "di0_pll", "di1_pll",
|
|
"di0_sel", "di1_sel", "di2_sel", "di3_sel",
|
|
"di0", "di1";
|
|
|
|
lvds-channel@0 {
|
|
crtcs = <&ipu1 0>, <&ipu1 1>, <&ipu2 0>, <&ipu2 1>;
|
|
};
|
|
|
|
lvds-channel@1 {
|
|
crtcs = <&ipu1 0>, <&ipu1 1>, <&ipu2 0>, <&ipu2 1>;
|
|
};
|
|
};
|