mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 22:14:51 +07:00
738f66d321
The gxbb clock controller is the primary clock generation unit for the AmLogic GXBB SoC. It is clocked by a fixed 24MHz xtal, contains several PLLs and the usual post-dividers, muxes, dividers and leaf gates that are fed into various IP blocks in the SoC. Tested-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com>
8 lines
198 B
Makefile
8 lines
198 B
Makefile
#
|
|
# Makefile for Meson specific clk
|
|
#
|
|
|
|
obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-pll.o clk-cpu.o clk-mpll.o
|
|
obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b-clkc.o
|
|
obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o
|