mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 07:37:36 +07:00
92041a9ff0
By default, it is assumed that the UTMI clock is generated from a 12 MHz reference clock (MAINCK). If it's not the case, the FREQ field of the SFR_UTMICKTRIM has to be updated to generate the UTMI clock in the proper way. The UTMI clock has a fixed rate of 480 MHz. In fact, there is no multiplier we can configure. The multiplier is managed internally, depending on the reference clock frequency, to achieve the target of 480 MHz. Signed-off-by: Ludovic Desroches <ludovic.desroches@microchip.com> Acked-by: Ingo van Lil <inguin@gmx.de> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
35 lines
1.1 KiB
C
35 lines
1.1 KiB
C
/*
|
|
* Atmel SFR (Special Function Registers) register offsets and bit definitions.
|
|
*
|
|
* Copyright (C) 2016 Atmel
|
|
*
|
|
* Author: Ludovic Desroches <ludovic.desroches@atmel.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef _LINUX_MFD_SYSCON_ATMEL_SFR_H
|
|
#define _LINUX_MFD_SYSCON_ATMEL_SFR_H
|
|
|
|
#define AT91_SFR_DDRCFG 0x04 /* DDR Configuration Register */
|
|
/* 0x08 ~ 0x0c: Reserved */
|
|
#define AT91_SFR_OHCIICR 0x10 /* OHCI INT Configuration Register */
|
|
#define AT91_SFR_OHCIISR 0x14 /* OHCI INT Status Register */
|
|
#define AT91_SFR_UTMICKTRIM 0x30 /* UTMI Clock Trimming Register */
|
|
#define AT91_SFR_I2SCLKSEL 0x90 /* I2SC Register */
|
|
|
|
/* Field definitions */
|
|
#define AT91_OHCIICR_SUSPEND_A BIT(8)
|
|
#define AT91_OHCIICR_SUSPEND_B BIT(9)
|
|
#define AT91_OHCIICR_SUSPEND_C BIT(10)
|
|
|
|
#define AT91_OHCIICR_USB_SUSPEND (AT91_OHCIICR_SUSPEND_A | \
|
|
AT91_OHCIICR_SUSPEND_B | \
|
|
AT91_OHCIICR_SUSPEND_C)
|
|
|
|
#define AT91_UTMICKTRIM_FREQ GENMASK(1, 0)
|
|
|
|
#endif /* _LINUX_MFD_SYSCON_ATMEL_SFR_H */
|