mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 11:58:21 +07:00
9fbbbb7b8d
Even though it translates to the same thing down to the binary level, we should have an array of 2 number cells to describe each voltage state, which in turns create a validation warning. Let's fix this. Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
31 lines
718 B
Plaintext
31 lines
718 B
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (C) 2018 Chen-Yu Tsai <wens@csie.org>
|
|
*/
|
|
|
|
#include "sunxi-bananapi-m2-plus.dtsi"
|
|
|
|
/ {
|
|
/*
|
|
* Bananapi M2+ v1.2 uses a GPIO line to change the effective
|
|
* resistance on the CPU regulator's feedback pin.
|
|
*/
|
|
reg_vdd_cpux: vdd-cpux {
|
|
compatible = "regulator-gpio";
|
|
regulator-name = "vdd-cpux";
|
|
regulator-type = "voltage";
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <1100000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-ramp-delay = <50>; /* 4ms */
|
|
gpios = <&r_pio 0 1 GPIO_ACTIVE_HIGH>; /* PL1 */
|
|
gpios-states = <0x1>;
|
|
states = <1100000 0>, <1300000 1>;
|
|
};
|
|
};
|
|
|
|
&cpu0 {
|
|
cpu-supply = <®_vdd_cpux>;
|
|
};
|