mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 08:05:04 +07:00
7d209c8110
Good riddance... Nuke a pile of redundant handlers that the generic code takes care of as well. Tested-by: Michael Cree <mcree@orcon.net.nz> Signed-off-by: Kyle McMartin <kyle@redhat.com> Signed-off-by: Matt Turner <mattst88@gmail.com>
65 lines
1.3 KiB
C
65 lines
1.3 KiB
C
/*
|
|
* Handle interrupts from the SRM, assuming no additional weirdness.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/irq.h>
|
|
|
|
#include "proto.h"
|
|
#include "irq_impl.h"
|
|
|
|
|
|
/*
|
|
* Is the palcode SMP safe? In other words: can we call cserve_ena/dis
|
|
* at the same time in multiple CPUs? To be safe I added a spinlock
|
|
* but it can be removed trivially if the palcode is robust against smp.
|
|
*/
|
|
DEFINE_SPINLOCK(srm_irq_lock);
|
|
|
|
static inline void
|
|
srm_enable_irq(unsigned int irq)
|
|
{
|
|
spin_lock(&srm_irq_lock);
|
|
cserve_ena(irq - 16);
|
|
spin_unlock(&srm_irq_lock);
|
|
}
|
|
|
|
static void
|
|
srm_disable_irq(unsigned int irq)
|
|
{
|
|
spin_lock(&srm_irq_lock);
|
|
cserve_dis(irq - 16);
|
|
spin_unlock(&srm_irq_lock);
|
|
}
|
|
|
|
/* Handle interrupts from the SRM, assuming no additional weirdness. */
|
|
static struct irq_chip srm_irq_type = {
|
|
.name = "SRM",
|
|
.unmask = srm_enable_irq,
|
|
.mask = srm_disable_irq,
|
|
.mask_ack = srm_disable_irq,
|
|
};
|
|
|
|
void __init
|
|
init_srm_irqs(long max, unsigned long ignore_mask)
|
|
{
|
|
long i;
|
|
|
|
if (NR_IRQS <= 16)
|
|
return;
|
|
for (i = 16; i < max; ++i) {
|
|
if (i < 64 && ((ignore_mask >> i) & 1))
|
|
continue;
|
|
set_irq_chip_and_handler(i, &srm_irq_type, handle_level_irq);
|
|
irq_to_desc(i)->status |= IRQ_LEVEL;
|
|
}
|
|
}
|
|
|
|
void
|
|
srm_device_interrupt(unsigned long vector)
|
|
{
|
|
int irq = (vector - 0x800) >> 4;
|
|
handle_irq(irq);
|
|
}
|