mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
9465d9cc31
Pull timer updates from Thomas Gleixner:
"The time/timekeeping/timer folks deliver with this update:
- Fix a reintroduced signed/unsigned issue and cleanup the whole
signed/unsigned mess in the timekeeping core so this wont happen
accidentaly again.
- Add a new trace clock based on boot time
- Prevent injection of random sleep times when PM tracing abuses the
RTC for storage
- Make posix timers configurable for real tiny systems
- Add tracepoints for the alarm timer subsystem so timer based
suspend wakeups can be instrumented
- The usual pile of fixes and updates to core and drivers"
* 'timers-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: (23 commits)
timekeeping: Use mul_u64_u32_shr() instead of open coding it
timekeeping: Get rid of pointless typecasts
timekeeping: Make the conversion call chain consistently unsigned
timekeeping_Force_unsigned_clocksource_to_nanoseconds_conversion
alarmtimer: Add tracepoints for alarm timers
trace: Update documentation for mono, mono_raw and boot clock
trace: Add an option for boot clock as trace clock
timekeeping: Add a fast and NMI safe boot clock
timekeeping/clocksource_cyc2ns: Document intended range limitation
timekeeping: Ignore the bogus sleep time if pm_trace is enabled
selftests/timers: Fix spelling mistake "Asyncrhonous" -> "Asynchronous"
clocksource/drivers/bcm2835_timer: Unmap region obtained by of_iomap
clocksource/drivers/arm_arch_timer: Map frame with of_io_request_and_map()
arm64: dts: rockchip: Arch counter doesn't tick in system suspend
clocksource/drivers/arm_arch_timer: Don't assume clock runs in suspend
posix-timers: Make them configurable
posix_cpu_timers: Move the add_device_randomness() call to a proper place
timer: Move sys_alarm from timer.c to itimer.c
ptp_clock: Allow for it to be optional
Kconfig: Regenerate *.c_shipped files after previous changes
...
101 lines
3.0 KiB
Plaintext
101 lines
3.0 KiB
Plaintext
#
|
|
# Freescale device configuration
|
|
#
|
|
|
|
config NET_VENDOR_FREESCALE
|
|
bool "Freescale devices"
|
|
default y
|
|
depends on FSL_SOC || QUICC_ENGINE || CPM1 || CPM2 || PPC_MPC512x || \
|
|
M523x || M527x || M5272 || M528x || M520x || M532x || \
|
|
ARCH_MXC || ARCH_MXS || (PPC_MPC52xx && PPC_BESTCOMM) || \
|
|
ARCH_LAYERSCAPE || COMPILE_TEST
|
|
---help---
|
|
If you have a network (Ethernet) card belonging to this class, say Y.
|
|
|
|
Note that the answer to this question doesn't directly affect the
|
|
kernel: saying N will just cause the configurator to skip all
|
|
the questions about Freescale devices. If you say Y, you will be
|
|
asked for your specific card in the following questions.
|
|
|
|
if NET_VENDOR_FREESCALE
|
|
|
|
config FEC
|
|
tristate "FEC ethernet controller (of ColdFire and some i.MX CPUs)"
|
|
depends on (M523x || M527x || M5272 || M528x || M520x || M532x || \
|
|
ARCH_MXC || SOC_IMX28)
|
|
default ARCH_MXC || SOC_IMX28 if ARM
|
|
select PHYLIB
|
|
imply PTP_1588_CLOCK
|
|
---help---
|
|
Say Y here if you want to use the built-in 10/100 Fast ethernet
|
|
controller on some Motorola ColdFire and Freescale i.MX processors.
|
|
|
|
config FEC_MPC52xx
|
|
tristate "FEC MPC52xx driver"
|
|
depends on PPC_MPC52xx && PPC_BESTCOMM
|
|
select CRC32
|
|
select PHYLIB
|
|
select PPC_BESTCOMM_FEC
|
|
---help---
|
|
This option enables support for the MPC5200's on-chip
|
|
Fast Ethernet Controller
|
|
If compiled as module, it will be called fec_mpc52xx.
|
|
|
|
config FEC_MPC52xx_MDIO
|
|
bool "FEC MPC52xx MDIO bus driver"
|
|
depends on FEC_MPC52xx
|
|
default y
|
|
---help---
|
|
The MPC5200's FEC can connect to the Ethernet either with
|
|
an external MII PHY chip or 10 Mbps 7-wire interface
|
|
(Motorola? industry standard).
|
|
If your board uses an external PHY connected to FEC, enable this.
|
|
If not sure, enable.
|
|
If compiled as module, it will be called fec_mpc52xx_phy.
|
|
|
|
source "drivers/net/ethernet/freescale/fs_enet/Kconfig"
|
|
source "drivers/net/ethernet/freescale/fman/Kconfig"
|
|
|
|
config FSL_PQ_MDIO
|
|
tristate "Freescale PQ MDIO"
|
|
select PHYLIB
|
|
---help---
|
|
This driver supports the MDIO bus used by the gianfar and UCC drivers.
|
|
|
|
config FSL_XGMAC_MDIO
|
|
tristate "Freescale XGMAC MDIO"
|
|
select PHYLIB
|
|
depends on OF
|
|
select OF_MDIO
|
|
---help---
|
|
This driver supports the MDIO bus on the Fman 10G Ethernet MACs, and
|
|
on the FMan mEMAC (which supports both Clauses 22 and 45)
|
|
|
|
config UCC_GETH
|
|
tristate "Freescale QE Gigabit Ethernet"
|
|
depends on QUICC_ENGINE
|
|
select FSL_PQ_MDIO
|
|
select PHYLIB
|
|
---help---
|
|
This driver supports the Gigabit Ethernet mode of the QUICC Engine,
|
|
which is available on some Freescale SOCs.
|
|
|
|
config UGETH_TX_ON_DEMAND
|
|
bool "Transmit on Demand support"
|
|
depends on UCC_GETH
|
|
|
|
config GIANFAR
|
|
tristate "Gianfar Ethernet"
|
|
depends on HAS_DMA
|
|
select FSL_PQ_MDIO
|
|
select PHYLIB
|
|
select CRC32
|
|
---help---
|
|
This driver supports the Gigabit TSEC on the MPC83xx, MPC85xx,
|
|
and MPC86xx family of chips, the eTSEC on LS1021A and the FEC
|
|
on the 8540.
|
|
|
|
source "drivers/net/ethernet/freescale/dpaa/Kconfig"
|
|
|
|
endif # NET_VENDOR_FREESCALE
|