mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 17:07:17 +07:00
c25f256625
In asynchronous mode, a RxFS and RxClk connection needs to be made between two ports. Add a define for the bit to be set in the *SEL fields. Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> [m.felsch@pengutronix.de: fixed comment to include i.MX21 and 35] Signed-off-by: Marco Felsch <m.felsch@pengutronix.de> Signed-off-by: Mark Brown <broonie@kernel.org>
65 lines
2.3 KiB
C
65 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __DT_FSL_IMX_AUDMUX_H
|
|
#define __DT_FSL_IMX_AUDMUX_H
|
|
|
|
#define MX27_AUDMUX_HPCR1_SSI0 0
|
|
#define MX27_AUDMUX_HPCR2_SSI1 1
|
|
#define MX27_AUDMUX_HPCR3_SSI_PINS_4 2
|
|
#define MX27_AUDMUX_PPCR1_SSI_PINS_1 3
|
|
#define MX27_AUDMUX_PPCR2_SSI_PINS_2 4
|
|
#define MX27_AUDMUX_PPCR3_SSI_PINS_3 5
|
|
|
|
#define MX31_AUDMUX_PORT1_SSI0 0
|
|
#define MX31_AUDMUX_PORT2_SSI1 1
|
|
#define MX31_AUDMUX_PORT3_SSI_PINS_3 2
|
|
#define MX31_AUDMUX_PORT4_SSI_PINS_4 3
|
|
#define MX31_AUDMUX_PORT5_SSI_PINS_5 4
|
|
#define MX31_AUDMUX_PORT6_SSI_PINS_6 5
|
|
#define MX31_AUDMUX_PORT7_SSI_PINS_7 6
|
|
|
|
#define MX51_AUDMUX_PORT1_SSI0 0
|
|
#define MX51_AUDMUX_PORT2_SSI1 1
|
|
#define MX51_AUDMUX_PORT3 2
|
|
#define MX51_AUDMUX_PORT4 3
|
|
#define MX51_AUDMUX_PORT5 4
|
|
#define MX51_AUDMUX_PORT6 5
|
|
#define MX51_AUDMUX_PORT7 6
|
|
|
|
/*
|
|
* TFCSEL/RFCSEL (i.MX27) or TFSEL/TCSEL/RFSEL/RCSEL (i.MX31/51/53/6Q)
|
|
* can be sourced from Rx/Tx.
|
|
*/
|
|
#define IMX_AUDMUX_RXFS 0x8
|
|
#define IMX_AUDMUX_RXCLK 0x8
|
|
|
|
/* Register definitions for the i.MX21/27 Digital Audio Multiplexer */
|
|
#define IMX_AUDMUX_V1_PCR_INMMASK(x) ((x) & 0xff)
|
|
#define IMX_AUDMUX_V1_PCR_INMEN (1 << 8)
|
|
#define IMX_AUDMUX_V1_PCR_TXRXEN (1 << 10)
|
|
#define IMX_AUDMUX_V1_PCR_SYN (1 << 12)
|
|
#define IMX_AUDMUX_V1_PCR_RXDSEL(x) (((x) & 0x7) << 13)
|
|
#define IMX_AUDMUX_V1_PCR_RFCSEL(x) (((x) & 0xf) << 20)
|
|
#define IMX_AUDMUX_V1_PCR_RCLKDIR (1 << 24)
|
|
#define IMX_AUDMUX_V1_PCR_RFSDIR (1 << 25)
|
|
#define IMX_AUDMUX_V1_PCR_TFCSEL(x) (((x) & 0xf) << 26)
|
|
#define IMX_AUDMUX_V1_PCR_TCLKDIR (1 << 30)
|
|
#define IMX_AUDMUX_V1_PCR_TFSDIR (1 << 31)
|
|
|
|
/* Register definitions for the i.MX25/31/35/51 Digital Audio Multiplexer */
|
|
#define IMX_AUDMUX_V2_PTCR_TFSDIR (1 << 31)
|
|
#define IMX_AUDMUX_V2_PTCR_TFSEL(x) (((x) & 0xf) << 27)
|
|
#define IMX_AUDMUX_V2_PTCR_TCLKDIR (1 << 26)
|
|
#define IMX_AUDMUX_V2_PTCR_TCSEL(x) (((x) & 0xf) << 22)
|
|
#define IMX_AUDMUX_V2_PTCR_RFSDIR (1 << 21)
|
|
#define IMX_AUDMUX_V2_PTCR_RFSEL(x) (((x) & 0xf) << 17)
|
|
#define IMX_AUDMUX_V2_PTCR_RCLKDIR (1 << 16)
|
|
#define IMX_AUDMUX_V2_PTCR_RCSEL(x) (((x) & 0xf) << 12)
|
|
#define IMX_AUDMUX_V2_PTCR_SYN (1 << 11)
|
|
|
|
#define IMX_AUDMUX_V2_PDCR_RXDSEL(x) (((x) & 0x7) << 13)
|
|
#define IMX_AUDMUX_V2_PDCR_TXRXEN (1 << 12)
|
|
#define IMX_AUDMUX_V2_PDCR_MODE(x) (((x) & 0x3) << 8)
|
|
#define IMX_AUDMUX_V2_PDCR_INMMASK(x) ((x) & 0xff)
|
|
|
|
#endif /* __DT_FSL_IMX_AUDMUX_H */
|