mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-17 05:00:11 +07:00
2874c5fd28
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 3029 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190527070032.746973796@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
208 lines
4.5 KiB
Plaintext
208 lines
4.5 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* TQM5200 board Device Tree Source
|
|
*
|
|
* Copyright (C) 2007 Semihalf
|
|
* Marian Balakowicz <m8@semihalf.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
model = "tqc,tqm5200";
|
|
compatible = "tqc,tqm5200";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-parent = <&mpc5200_pic>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
PowerPC,5200@0 {
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
d-cache-line-size = <32>;
|
|
i-cache-line-size = <32>;
|
|
d-cache-size = <0x4000>; // L1, 16K
|
|
i-cache-size = <0x4000>; // L1, 16K
|
|
timebase-frequency = <0>; // from bootloader
|
|
bus-frequency = <0>; // from bootloader
|
|
clock-frequency = <0>; // from bootloader
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x04000000>; // 64MB
|
|
};
|
|
|
|
soc5200@f0000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "fsl,mpc5200-immr";
|
|
ranges = <0 0xf0000000 0x0000c000>;
|
|
reg = <0xf0000000 0x00000100>;
|
|
bus-frequency = <0>; // from bootloader
|
|
system-frequency = <0>; // from bootloader
|
|
|
|
cdm@200 {
|
|
compatible = "fsl,mpc5200-cdm";
|
|
reg = <0x200 0x38>;
|
|
};
|
|
|
|
mpc5200_pic: interrupt-controller@500 {
|
|
// 5200 interrupts are encoded into two levels;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
compatible = "fsl,mpc5200-pic";
|
|
reg = <0x500 0x80>;
|
|
};
|
|
|
|
timer@600 { // General Purpose Timer
|
|
compatible = "fsl,mpc5200-gpt";
|
|
reg = <0x600 0x10>;
|
|
interrupts = <1 9 0>;
|
|
fsl,has-wdt;
|
|
};
|
|
|
|
can@900 {
|
|
compatible = "fsl,mpc5200-mscan";
|
|
interrupts = <2 17 0>;
|
|
reg = <0x900 0x80>;
|
|
};
|
|
|
|
can@980 {
|
|
compatible = "fsl,mpc5200-mscan";
|
|
interrupts = <2 18 0>;
|
|
reg = <0x980 0x80>;
|
|
};
|
|
|
|
gpio_simple: gpio@b00 {
|
|
compatible = "fsl,mpc5200-gpio";
|
|
reg = <0xb00 0x40>;
|
|
interrupts = <1 7 0>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
usb@1000 {
|
|
compatible = "fsl,mpc5200-ohci","ohci-be";
|
|
reg = <0x1000 0xff>;
|
|
interrupts = <2 6 0>;
|
|
};
|
|
|
|
dma-controller@1200 {
|
|
compatible = "fsl,mpc5200-bestcomm";
|
|
reg = <0x1200 0x80>;
|
|
interrupts = <3 0 0 3 1 0 3 2 0 3 3 0
|
|
3 4 0 3 5 0 3 6 0 3 7 0
|
|
3 8 0 3 9 0 3 10 0 3 11 0
|
|
3 12 0 3 13 0 3 14 0 3 15 0>;
|
|
};
|
|
|
|
xlb@1f00 {
|
|
compatible = "fsl,mpc5200-xlb";
|
|
reg = <0x1f00 0x100>;
|
|
};
|
|
|
|
serial@2000 { // PSC1
|
|
compatible = "fsl,mpc5200-psc-uart";
|
|
reg = <0x2000 0x100>;
|
|
interrupts = <2 1 0>;
|
|
};
|
|
|
|
serial@2200 { // PSC2
|
|
compatible = "fsl,mpc5200-psc-uart";
|
|
reg = <0x2200 0x100>;
|
|
interrupts = <2 2 0>;
|
|
};
|
|
|
|
serial@2400 { // PSC3
|
|
compatible = "fsl,mpc5200-psc-uart";
|
|
reg = <0x2400 0x100>;
|
|
interrupts = <2 3 0>;
|
|
};
|
|
|
|
ethernet@3000 {
|
|
compatible = "fsl,mpc5200-fec";
|
|
reg = <0x3000 0x400>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <2 5 0>;
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
mdio@3000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,mpc5200-mdio";
|
|
reg = <0x3000 0x400>; // fec range, since we need to setup fec interrupts
|
|
interrupts = <2 5 0>; // these are for "mii command finished", not link changes & co.
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
ata@3a00 {
|
|
compatible = "fsl,mpc5200-ata";
|
|
reg = <0x3a00 0x100>;
|
|
interrupts = <2 7 0>;
|
|
};
|
|
|
|
i2c@3d40 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,mpc5200-i2c","fsl-i2c";
|
|
reg = <0x3d40 0x40>;
|
|
interrupts = <2 16 0>;
|
|
|
|
rtc@68 {
|
|
compatible = "dallas,ds1307";
|
|
reg = <0x68>;
|
|
};
|
|
};
|
|
|
|
sram@8000 {
|
|
compatible = "fsl,mpc5200-sram";
|
|
reg = <0x8000 0x4000>;
|
|
};
|
|
};
|
|
|
|
localbus {
|
|
compatible = "fsl,mpc5200-lpb","simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0xfc000000 0x02000000>;
|
|
|
|
flash@0,0 {
|
|
compatible = "cfi-flash";
|
|
reg = <0 0 0x02000000>;
|
|
bank-width = <4>;
|
|
device-width = <2>;
|
|
#size-cells = <1>;
|
|
#address-cells = <1>;
|
|
};
|
|
};
|
|
|
|
pci@f0000d00 {
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
device_type = "pci";
|
|
compatible = "fsl,mpc5200-pci";
|
|
reg = <0xf0000d00 0x100>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3
|
|
0xc000 0 0 2 &mpc5200_pic 0 0 3
|
|
0xc000 0 0 3 &mpc5200_pic 0 0 3
|
|
0xc000 0 0 4 &mpc5200_pic 0 0 3>;
|
|
clock-frequency = <0>; // From boot loader
|
|
interrupts = <2 8 0 2 9 0 2 10 0>;
|
|
bus-range = <0 0>;
|
|
ranges = <0x42000000 0 0x80000000 0x80000000 0 0x10000000
|
|
0x02000000 0 0x90000000 0x90000000 0 0x10000000
|
|
0x01000000 0 0x00000000 0xa0000000 0 0x01000000>;
|
|
};
|
|
};
|