mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
e3354b17b4
This property is used to set the number of bits per transfer (bits_per_word). Xilinx' IP core allows either 8, 16 or 32, and is non changeable on runtime, only when instantiating the core. Signed-off-by: Alvaro Gamez Machado <alvaro.gamez@hazent.com> Link: https://lore.kernel.org/r/20191024110757.25820-2-alvaro.gamez@hazent.com Signed-off-by: Mark Brown <broonie@kernel.org>
24 lines
746 B
Plaintext
24 lines
746 B
Plaintext
Xilinx SPI controller Device Tree Bindings
|
|
-------------------------------------------------
|
|
|
|
Required properties:
|
|
- compatible : Should be "xlnx,xps-spi-2.00.a", "xlnx,xps-spi-2.00.b" or "xlnx,axi-quad-spi-1.00.a"
|
|
- reg : Physical base address and size of SPI registers map.
|
|
- interrupts : Property with a value describing the interrupt
|
|
number.
|
|
|
|
Optional properties:
|
|
- xlnx,num-ss-bits : Number of chip selects used.
|
|
- xlnx,num-transfer-bits : Number of bits per transfer. This will be 8 if not specified
|
|
|
|
Example:
|
|
axi_quad_spi@41e00000 {
|
|
compatible = "xlnx,xps-spi-2.00.a";
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 31 1>;
|
|
reg = <0x41e00000 0x10000>;
|
|
xlnx,num-ss-bits = <0x1>;
|
|
xlnx,num-transfer-bits = <32>;
|
|
};
|
|
|