mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-18 10:16:11 +07:00
392a9f6305
The reset controller has a #reset-cells value of 1, so we should see a
phandle plus a register identifier, fix the example.
Fixes: 0807caf647 ("dt-bindings: reset: Add document for Broadcom STB reset controller")
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
28 lines
676 B
Plaintext
28 lines
676 B
Plaintext
Broadcom STB SW_INIT-style reset controller
|
|
===========================================
|
|
|
|
Broadcom STB SoCs have a SW_INIT-style reset controller with separate
|
|
SET/CLEAR/STATUS registers and possibly multiple banks, each of 32 bit
|
|
reset lines.
|
|
|
|
Please also refer to reset.txt in this directory for common reset
|
|
controller binding usage.
|
|
|
|
Required properties:
|
|
- compatible: should be brcm,brcmstb-reset
|
|
- reg: register base and length
|
|
- #reset-cells: must be set to 1
|
|
|
|
Example:
|
|
|
|
reset: reset-controller@8404318 {
|
|
compatible = "brcm,brcmstb-reset";
|
|
reg = <0x8404318 0x30>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
ðernet_switch {
|
|
resets = <&reset 26>;
|
|
reset-names = "switch";
|
|
};
|