mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 09:15:42 +07:00
cb8db5d457
Signed-off-by: David Howells <dhowells@redhat.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Thomas Gleixner <tglx@linutronix.de> Acked-by: Michael Kerrisk <mtk.manpages@gmail.com> Acked-by: Paul E. McKenney <paulmck@linux.vnet.ibm.com> Acked-by: Dave Jones <davej@redhat.com>
39 lines
966 B
C
39 lines
966 B
C
/*
|
|
* arch/arm/include/asm/byteorder.h
|
|
*
|
|
* ARM Endian-ness. In little endian mode, the data bus is connected such
|
|
* that byte accesses appear as:
|
|
* 0 = d0...d7, 1 = d8...d15, 2 = d16...d23, 3 = d24...d31
|
|
* and word accesses (data or instruction) appear as:
|
|
* d0...d31
|
|
*
|
|
* When in big endian mode, byte accesses appear as:
|
|
* 0 = d24...d31, 1 = d16...d23, 2 = d8...d15, 3 = d0...d7
|
|
* and word accesses (data or instruction) appear as:
|
|
* d0...d31
|
|
*/
|
|
#ifndef __ASM_ARM_SWAB_H
|
|
#define __ASM_ARM_SWAB_H
|
|
|
|
#include <uapi/asm/swab.h>
|
|
|
|
#if __LINUX_ARM_ARCH__ >= 6
|
|
|
|
static inline __attribute_const__ __u32 __arch_swahb32(__u32 x)
|
|
{
|
|
__asm__ ("rev16 %0, %1" : "=r" (x) : "r" (x));
|
|
return x;
|
|
}
|
|
#define __arch_swahb32 __arch_swahb32
|
|
#define __arch_swab16(x) ((__u16)__arch_swahb32(x))
|
|
|
|
static inline __attribute_const__ __u32 __arch_swab32(__u32 x)
|
|
{
|
|
__asm__ ("rev %0, %1" : "=r" (x) : "r" (x));
|
|
return x;
|
|
}
|
|
#define __arch_swab32 __arch_swab32
|
|
|
|
#endif
|
|
#endif
|