mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 12:55:04 +07:00
3b2bd70f03
The A80 SoC has 12 PLL clocks, 3 AHB clocks, 2 APB clocks, and a new "GT" bus, which I assume is some kind of data bus connecting the processor cores, memory and various busses. Also there is a bus clock for a ARM CCI400 module. As far as I can tell, the GT bus and CCI400 bus clock must be protected. This patch adds driver support for peripheral related PLLs and bus clocks on the A80. The GT and CCI400 clocks are added as well as these 2 along with the PLLs they are clocked from must not be disabled. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
15 lines
308 B
Makefile
15 lines
308 B
Makefile
#
|
|
# Makefile for sunxi specific clk
|
|
#
|
|
|
|
obj-y += clk-sunxi.o clk-factors.o
|
|
obj-y += clk-a10-hosc.o
|
|
obj-y += clk-a20-gmac.o
|
|
obj-y += clk-mod0.o
|
|
obj-y += clk-sun8i-mbus.o
|
|
obj-y += clk-sun9i-core.o
|
|
|
|
obj-$(CONFIG_MFD_SUN6I_PRCM) += \
|
|
clk-sun6i-ar100.o clk-sun6i-apb0.o clk-sun6i-apb0-gates.o \
|
|
clk-sun8i-apb0.o
|