mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
6b5b368b5c
Add the two devicetree nodes for the two DMA cores of the JZ4770 SoC, disabled by default, as currently there are no clients for the DMA driver (until the MMC driver and/or others get a devicetree node). Signed-off-by: Paul Cercueil <paul@crapouillou.net> Tested-by: Mathieu Malaterre <malat@debian.org> Acked-by: Paul Burton <paul.burton@mips.com> Signed-off-by: Vinod Koul <vkoul@kernel.org>
243 lines
4.5 KiB
Plaintext
243 lines
4.5 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
#include <dt-bindings/clock/jz4770-cgu.h>
|
|
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "ingenic,jz4770";
|
|
|
|
cpuintc: interrupt-controller {
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
compatible = "mti,cpu-interrupt-controller";
|
|
};
|
|
|
|
intc: interrupt-controller@10001000 {
|
|
compatible = "ingenic,jz4770-intc";
|
|
reg = <0x10001000 0x40>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <2>;
|
|
};
|
|
|
|
ext: ext {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
};
|
|
|
|
osc32k: osc32k {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <32768>;
|
|
};
|
|
|
|
cgu: jz4770-cgu@10000000 {
|
|
compatible = "ingenic,jz4770-cgu";
|
|
reg = <0x10000000 0x100>;
|
|
|
|
clocks = <&ext>, <&osc32k>;
|
|
clock-names = "ext", "osc32k";
|
|
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
pinctrl: pin-controller@10010000 {
|
|
compatible = "ingenic,jz4770-pinctrl";
|
|
reg = <0x10010000 0x600>;
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
gpa: gpio@0 {
|
|
compatible = "ingenic,jz4770-gpio";
|
|
reg = <0>;
|
|
|
|
gpio-controller;
|
|
gpio-ranges = <&pinctrl 0 0 32>;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <17>;
|
|
};
|
|
|
|
gpb: gpio@1 {
|
|
compatible = "ingenic,jz4770-gpio";
|
|
reg = <1>;
|
|
|
|
gpio-controller;
|
|
gpio-ranges = <&pinctrl 0 32 32>;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <16>;
|
|
};
|
|
|
|
gpc: gpio@2 {
|
|
compatible = "ingenic,jz4770-gpio";
|
|
reg = <2>;
|
|
|
|
gpio-controller;
|
|
gpio-ranges = <&pinctrl 0 64 32>;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <15>;
|
|
};
|
|
|
|
gpd: gpio@3 {
|
|
compatible = "ingenic,jz4770-gpio";
|
|
reg = <3>;
|
|
|
|
gpio-controller;
|
|
gpio-ranges = <&pinctrl 0 96 32>;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <14>;
|
|
};
|
|
|
|
gpe: gpio@4 {
|
|
compatible = "ingenic,jz4770-gpio";
|
|
reg = <4>;
|
|
|
|
gpio-controller;
|
|
gpio-ranges = <&pinctrl 0 128 32>;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <13>;
|
|
};
|
|
|
|
gpf: gpio@5 {
|
|
compatible = "ingenic,jz4770-gpio";
|
|
reg = <5>;
|
|
|
|
gpio-controller;
|
|
gpio-ranges = <&pinctrl 0 160 32>;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <12>;
|
|
};
|
|
};
|
|
|
|
uart0: serial@10030000 {
|
|
compatible = "ingenic,jz4770-uart";
|
|
reg = <0x10030000 0x100>;
|
|
|
|
clocks = <&ext>, <&cgu JZ4770_CLK_UART0>;
|
|
clock-names = "baud", "module";
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <5>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: serial@10031000 {
|
|
compatible = "ingenic,jz4770-uart";
|
|
reg = <0x10031000 0x100>;
|
|
|
|
clocks = <&ext>, <&cgu JZ4770_CLK_UART1>;
|
|
clock-names = "baud", "module";
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <4>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: serial@10032000 {
|
|
compatible = "ingenic,jz4770-uart";
|
|
reg = <0x10032000 0x100>;
|
|
|
|
clocks = <&ext>, <&cgu JZ4770_CLK_UART2>;
|
|
clock-names = "baud", "module";
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <3>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
uart3: serial@10033000 {
|
|
compatible = "ingenic,jz4770-uart";
|
|
reg = <0x10033000 0x100>;
|
|
|
|
clocks = <&ext>, <&cgu JZ4770_CLK_UART3>;
|
|
clock-names = "baud", "module";
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <2>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
dmac0: dma-controller@13420000 {
|
|
compatible = "ingenic,jz4770-dma";
|
|
reg = <0x13420000 0xC0
|
|
0x13420300 0x20>;
|
|
|
|
#dma-cells = <1>;
|
|
|
|
clocks = <&cgu JZ4770_CLK_DMA>;
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <24>;
|
|
|
|
/* Disable dmac0 until we have something that uses it */
|
|
status = "disabled";
|
|
};
|
|
|
|
dmac1: dma-controller@13420100 {
|
|
compatible = "ingenic,jz4770-dma";
|
|
reg = <0x13420100 0xC0
|
|
0x13420400 0x20>;
|
|
|
|
#dma-cells = <1>;
|
|
|
|
clocks = <&cgu JZ4770_CLK_DMA>;
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <23>;
|
|
|
|
/* Disable dmac1 until we have something that uses it */
|
|
status = "disabled";
|
|
};
|
|
|
|
uhc: uhc@13430000 {
|
|
compatible = "generic-ohci";
|
|
reg = <0x13430000 0x1000>;
|
|
|
|
clocks = <&cgu JZ4770_CLK_UHC>, <&cgu JZ4770_CLK_UHC_PHY>;
|
|
assigned-clocks = <&cgu JZ4770_CLK_UHC>;
|
|
assigned-clock-rates = <48000000>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <20>;
|
|
|
|
status = "disabled";
|
|
};
|
|
};
|