Benjamin Herrenschmidt 1a92a80ad3 powerpc/mm: Ensure cpumask update is ordered ... There is no guarantee that the various isync's involved with the context switch will order the update of the CPU mask with the first TLB entry for the new context being loaded by the HW. Be safe here and add a memory barrier to order any subsequent load/store which may bring entries into the TLB. The corresponding barrier on the other side already exists as pte updates use pte_xchg() which uses __cmpxchg_u64 which has a sync after the atomic operation. Cc: stable@vger.kernel.org Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Reviewed-by: Nicholas Piggin <npiggin@gmail.com> [mpe: Add comments in the code] Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>		2017-08-18 13:07:16 +10:00
..
asm	powerpc/mm: Ensure cpumask update is ordered	2017-08-18 13:07:16 +10:00
uapi/asm	powerpc updates for 4.13	2017-07-07 13:55:45 -07:00