mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 11:29:08 +07:00
d6d5f19e21
Provide abi_entry, abi_entry_default, abi_ret and abi_ret_default macros that allocate aligned stack frame in windowed and call0 ABIs. Provide XTENSA_SPILL_STACK_RESERVE macro that specifies required stack frame size when register spilling is involved. Replace all uses of 'entry' and 'retw' with the above macros. This makes most of the xtensa assembly code ready for XEA3 and call0 ABI. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
52 lines
844 B
ArmAsm
52 lines
844 B
ArmAsm
/*
|
|
* arch/xtensa/kernel/mcount.S
|
|
*
|
|
* Xtensa specific mcount support
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2013 Tensilica Inc.
|
|
*/
|
|
|
|
#include <linux/linkage.h>
|
|
#include <asm/asmmacro.h>
|
|
#include <asm/ftrace.h>
|
|
|
|
/*
|
|
* Entry condition:
|
|
*
|
|
* a2: a0 of the caller
|
|
*/
|
|
|
|
ENTRY(_mcount)
|
|
|
|
abi_entry_default
|
|
|
|
movi a4, ftrace_trace_function
|
|
l32i a4, a4, 0
|
|
movi a3, ftrace_stub
|
|
bne a3, a4, 1f
|
|
abi_ret_default
|
|
|
|
1: xor a7, a2, a1
|
|
movi a3, 0x3fffffff
|
|
and a7, a7, a3
|
|
xor a7, a7, a1
|
|
|
|
xor a6, a0, a1
|
|
and a6, a6, a3
|
|
xor a6, a6, a1
|
|
addi a6, a6, -MCOUNT_INSN_SIZE
|
|
callx4 a4
|
|
|
|
abi_ret_default
|
|
|
|
ENDPROC(_mcount)
|
|
|
|
ENTRY(ftrace_stub)
|
|
abi_entry_default
|
|
abi_ret_default
|
|
ENDPROC(ftrace_stub)
|