mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 14:51:00 +07:00
3a4fa0a25d
Fix the various misspellings of "system", controller", "interrupt" and "[un]necessary". Signed-off-by: Robert P. J. Day <rpjday@mindspring.com> Signed-off-by: Adrian Bunk <bunk@kernel.org>
293 lines
7.9 KiB
C
293 lines
7.9 KiB
C
/*
|
|
* New ATA layer SC1200 driver Alan Cox <alan@redhat.com>
|
|
*
|
|
* TODO: Mode selection filtering
|
|
* TODO: Can't enable second channel until ATA core has serialize
|
|
* TODO: Needs custom DMA cleanup code
|
|
*
|
|
* Based very heavily on
|
|
*
|
|
* linux/drivers/ide/pci/sc1200.c Version 0.91 28-Jan-2003
|
|
*
|
|
* Copyright (C) 2000-2002 Mark Lord <mlord@pobox.com>
|
|
* May be copied or modified under the terms of the GNU General Public License
|
|
*
|
|
* Development of this chipset driver was funded
|
|
* by the nice folks at National Semiconductor.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/init.h>
|
|
#include <linux/blkdev.h>
|
|
#include <linux/delay.h>
|
|
#include <scsi/scsi_host.h>
|
|
#include <linux/libata.h>
|
|
|
|
#define DRV_NAME "sc1200"
|
|
#define DRV_VERSION "0.2.6"
|
|
|
|
#define SC1200_REV_A 0x00
|
|
#define SC1200_REV_B1 0x01
|
|
#define SC1200_REV_B3 0x02
|
|
#define SC1200_REV_C1 0x03
|
|
#define SC1200_REV_D1 0x04
|
|
|
|
/**
|
|
* sc1200_clock - PCI clock
|
|
*
|
|
* Return the PCI bus clocking for the SC1200 chipset configuration
|
|
* in use. We return 0 for 33MHz 1 for 48MHz and 2 for 66Mhz
|
|
*/
|
|
|
|
static int sc1200_clock(void)
|
|
{
|
|
/* Magic registers that give us the chipset data */
|
|
u8 chip_id = inb(0x903C);
|
|
u8 silicon_rev = inb(0x903D);
|
|
u16 pci_clock;
|
|
|
|
if (chip_id == 0x04 && silicon_rev < SC1200_REV_B1)
|
|
return 0; /* 33 MHz mode */
|
|
|
|
/* Clock generator configuration 0x901E its 8/9 are the PCI clocking
|
|
0/3 is 33Mhz 1 is 48 2 is 66 */
|
|
|
|
pci_clock = inw(0x901E);
|
|
pci_clock >>= 8;
|
|
pci_clock &= 0x03;
|
|
if (pci_clock == 3)
|
|
pci_clock = 0;
|
|
return pci_clock;
|
|
}
|
|
|
|
/**
|
|
* sc1200_set_piomode - PIO setup
|
|
* @ap: ATA interface
|
|
* @adev: device on the interface
|
|
*
|
|
* Set our PIO requirements. This is fairly simple on the SC1200
|
|
*/
|
|
|
|
static void sc1200_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
{
|
|
static const u32 pio_timings[4][5] = {
|
|
{0x00009172, 0x00012171, 0x00020080, 0x00032010, 0x00040010}, // format0 33Mhz
|
|
{0xd1329172, 0x71212171, 0x30200080, 0x20102010, 0x00100010}, // format1, 33Mhz
|
|
{0xfaa3f4f3, 0xc23232b2, 0x513101c1, 0x31213121, 0x10211021}, // format1, 48Mhz
|
|
{0xfff4fff4, 0xf35353d3, 0x814102f1, 0x42314231, 0x11311131} // format1, 66Mhz
|
|
};
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
u32 format;
|
|
unsigned int reg = 0x40 + 0x10 * ap->port_no;
|
|
int mode = adev->pio_mode - XFER_PIO_0;
|
|
|
|
pci_read_config_dword(pdev, reg + 4, &format);
|
|
format >>= 31;
|
|
format += sc1200_clock();
|
|
pci_write_config_dword(pdev, reg + 8 * adev->devno,
|
|
pio_timings[format][mode]);
|
|
}
|
|
|
|
/**
|
|
* sc1200_set_dmamode - DMA timing setup
|
|
* @ap: ATA interface
|
|
* @adev: Device being configured
|
|
*
|
|
* We cannot mix MWDMA and UDMA without reloading timings each switch
|
|
* master to slave.
|
|
*/
|
|
|
|
static void sc1200_set_dmamode(struct ata_port *ap, struct ata_device *adev)
|
|
{
|
|
static const u32 udma_timing[3][3] = {
|
|
{ 0x00921250, 0x00911140, 0x00911030 },
|
|
{ 0x00932470, 0x00922260, 0x00922140 },
|
|
{ 0x009436A1, 0x00933481, 0x00923261 }
|
|
};
|
|
|
|
static const u32 mwdma_timing[3][3] = {
|
|
{ 0x00077771, 0x00012121, 0x00002020 },
|
|
{ 0x000BBBB2, 0x00024241, 0x00013131 },
|
|
{ 0x000FFFF3, 0x00035352, 0x00015151 }
|
|
};
|
|
|
|
int clock = sc1200_clock();
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
unsigned int reg = 0x40 + 0x10 * ap->port_no;
|
|
int mode = adev->dma_mode;
|
|
u32 format;
|
|
|
|
if (mode >= XFER_UDMA_0)
|
|
format = udma_timing[clock][mode - XFER_UDMA_0];
|
|
else
|
|
format = mwdma_timing[clock][mode - XFER_MW_DMA_0];
|
|
|
|
if (adev->devno == 0) {
|
|
u32 timings;
|
|
|
|
pci_read_config_dword(pdev, reg + 4, &timings);
|
|
timings &= 0x80000000UL;
|
|
timings |= format;
|
|
pci_write_config_dword(pdev, reg + 4, timings);
|
|
} else
|
|
pci_write_config_dword(pdev, reg + 12, format);
|
|
}
|
|
|
|
/**
|
|
* sc1200_qc_issue_prot - command issue
|
|
* @qc: command pending
|
|
*
|
|
* Called when the libata layer is about to issue a command. We wrap
|
|
* this interface so that we can load the correct ATA timings if
|
|
* necessary. Specifically we have a problem that there is only
|
|
* one MWDMA/UDMA bit.
|
|
*/
|
|
|
|
static unsigned int sc1200_qc_issue_prot(struct ata_queued_cmd *qc)
|
|
{
|
|
struct ata_port *ap = qc->ap;
|
|
struct ata_device *adev = qc->dev;
|
|
struct ata_device *prev = ap->private_data;
|
|
|
|
/* See if the DMA settings could be wrong */
|
|
if (adev->dma_mode != 0 && adev != prev && prev != NULL) {
|
|
/* Maybe, but do the channels match MWDMA/UDMA ? */
|
|
if ((adev->dma_mode >= XFER_UDMA_0 && prev->dma_mode < XFER_UDMA_0) ||
|
|
(adev->dma_mode < XFER_UDMA_0 && prev->dma_mode >= XFER_UDMA_0))
|
|
/* Switch the mode bits */
|
|
sc1200_set_dmamode(ap, adev);
|
|
}
|
|
|
|
return ata_qc_issue_prot(qc);
|
|
}
|
|
|
|
static struct scsi_host_template sc1200_sht = {
|
|
.module = THIS_MODULE,
|
|
.name = DRV_NAME,
|
|
.ioctl = ata_scsi_ioctl,
|
|
.queuecommand = ata_scsi_queuecmd,
|
|
.can_queue = ATA_DEF_QUEUE,
|
|
.this_id = ATA_SHT_THIS_ID,
|
|
.sg_tablesize = LIBATA_DUMB_MAX_PRD,
|
|
.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
|
|
.emulated = ATA_SHT_EMULATED,
|
|
.use_clustering = ATA_SHT_USE_CLUSTERING,
|
|
.proc_name = DRV_NAME,
|
|
.dma_boundary = ATA_DMA_BOUNDARY,
|
|
.slave_configure = ata_scsi_slave_config,
|
|
.slave_destroy = ata_scsi_slave_destroy,
|
|
.bios_param = ata_std_bios_param,
|
|
};
|
|
|
|
static struct ata_port_operations sc1200_port_ops = {
|
|
.set_piomode = sc1200_set_piomode,
|
|
.set_dmamode = sc1200_set_dmamode,
|
|
.mode_filter = ata_pci_default_filter,
|
|
|
|
.tf_load = ata_tf_load,
|
|
.tf_read = ata_tf_read,
|
|
.check_status = ata_check_status,
|
|
.exec_command = ata_exec_command,
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
.thaw = ata_bmdma_thaw,
|
|
.error_handler = ata_bmdma_error_handler,
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
|
.cable_detect = ata_cable_40wire,
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
.bmdma_start = ata_bmdma_start,
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
.qc_prep = ata_dumb_qc_prep,
|
|
.qc_issue = sc1200_qc_issue_prot,
|
|
|
|
.data_xfer = ata_data_xfer,
|
|
|
|
.irq_handler = ata_interrupt,
|
|
.irq_clear = ata_bmdma_irq_clear,
|
|
.irq_on = ata_irq_on,
|
|
|
|
.port_start = ata_sff_port_start,
|
|
};
|
|
|
|
/**
|
|
* sc1200_init_one - Initialise an SC1200
|
|
* @dev: PCI device
|
|
* @id: Entry in match table
|
|
*
|
|
* Just throw the needed data at the libata helper and it does all
|
|
* our work.
|
|
*/
|
|
|
|
static int sc1200_init_one(struct pci_dev *dev, const struct pci_device_id *id)
|
|
{
|
|
static const struct ata_port_info info = {
|
|
.sht = &sc1200_sht,
|
|
.flags = ATA_FLAG_SLAVE_POSS,
|
|
.pio_mask = 0x1f,
|
|
.mwdma_mask = 0x07,
|
|
.udma_mask = 0x07,
|
|
.port_ops = &sc1200_port_ops
|
|
};
|
|
/* Can't enable port 2 yet, see top comments */
|
|
const struct ata_port_info *ppi[] = { &info, &ata_dummy_port_info };
|
|
|
|
return ata_pci_init_one(dev, ppi);
|
|
}
|
|
|
|
static const struct pci_device_id sc1200[] = {
|
|
{ PCI_VDEVICE(NS, PCI_DEVICE_ID_NS_SCx200_IDE), },
|
|
|
|
{ },
|
|
};
|
|
|
|
static struct pci_driver sc1200_pci_driver = {
|
|
.name = DRV_NAME,
|
|
.id_table = sc1200,
|
|
.probe = sc1200_init_one,
|
|
.remove = ata_pci_remove_one,
|
|
#ifdef CONFIG_PM
|
|
.suspend = ata_pci_device_suspend,
|
|
.resume = ata_pci_device_resume,
|
|
#endif
|
|
};
|
|
|
|
static int __init sc1200_init(void)
|
|
{
|
|
return pci_register_driver(&sc1200_pci_driver);
|
|
}
|
|
|
|
static void __exit sc1200_exit(void)
|
|
{
|
|
pci_unregister_driver(&sc1200_pci_driver);
|
|
}
|
|
|
|
MODULE_AUTHOR("Alan Cox, Mark Lord");
|
|
MODULE_DESCRIPTION("low-level driver for the NS/AMD SC1200");
|
|
MODULE_LICENSE("GPL");
|
|
MODULE_DEVICE_TABLE(pci, sc1200);
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
module_init(sc1200_init);
|
|
module_exit(sc1200_exit);
|