mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 21:55:36 +07:00
af93574678
Multi Format Codec 5.1 is a hardware video coding acceleration module found in the S5PV210 and Exynos4 Samsung SoCs. It is capable of handling a range of video codecs and this driver provides a V4L2 interface for video decoding and encoding. Signed-off-by: Kamil Debski <k.debski@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> Cc: Jeongtae Park <jtp.park@samsung.com> Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
121 lines
3.4 KiB
C
121 lines
3.4 KiB
C
/*
|
|
* linux/drivers/media/video/s5p-mfc/s5p_mfc_cmd.c
|
|
*
|
|
* Copyright (C) 2011 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include "regs-mfc.h"
|
|
#include "s5p_mfc_cmd.h"
|
|
#include "s5p_mfc_common.h"
|
|
#include "s5p_mfc_debug.h"
|
|
|
|
/* This function is used to send a command to the MFC */
|
|
static int s5p_mfc_cmd_host2risc(struct s5p_mfc_dev *dev, int cmd,
|
|
struct s5p_mfc_cmd_args *args)
|
|
{
|
|
int cur_cmd;
|
|
unsigned long timeout;
|
|
|
|
timeout = jiffies + msecs_to_jiffies(MFC_BW_TIMEOUT);
|
|
/* wait until host to risc command register becomes 'H2R_CMD_EMPTY' */
|
|
do {
|
|
if (time_after(jiffies, timeout)) {
|
|
mfc_err("Timeout while waiting for hardware\n");
|
|
return -EIO;
|
|
}
|
|
cur_cmd = mfc_read(dev, S5P_FIMV_HOST2RISC_CMD);
|
|
} while (cur_cmd != S5P_FIMV_H2R_CMD_EMPTY);
|
|
mfc_write(dev, args->arg[0], S5P_FIMV_HOST2RISC_ARG1);
|
|
mfc_write(dev, args->arg[1], S5P_FIMV_HOST2RISC_ARG2);
|
|
mfc_write(dev, args->arg[2], S5P_FIMV_HOST2RISC_ARG3);
|
|
mfc_write(dev, args->arg[3], S5P_FIMV_HOST2RISC_ARG4);
|
|
/* Issue the command */
|
|
mfc_write(dev, cmd, S5P_FIMV_HOST2RISC_CMD);
|
|
return 0;
|
|
}
|
|
|
|
/* Initialize the MFC */
|
|
int s5p_mfc_sys_init_cmd(struct s5p_mfc_dev *dev)
|
|
{
|
|
struct s5p_mfc_cmd_args h2r_args;
|
|
|
|
memset(&h2r_args, 0, sizeof(struct s5p_mfc_cmd_args));
|
|
h2r_args.arg[0] = dev->fw_size;
|
|
return s5p_mfc_cmd_host2risc(dev, S5P_FIMV_H2R_CMD_SYS_INIT, &h2r_args);
|
|
}
|
|
|
|
/* Suspend the MFC hardware */
|
|
int s5p_mfc_sleep_cmd(struct s5p_mfc_dev *dev)
|
|
{
|
|
struct s5p_mfc_cmd_args h2r_args;
|
|
|
|
memset(&h2r_args, 0, sizeof(struct s5p_mfc_cmd_args));
|
|
return s5p_mfc_cmd_host2risc(dev, S5P_FIMV_H2R_CMD_SLEEP, &h2r_args);
|
|
}
|
|
|
|
/* Wake up the MFC hardware */
|
|
int s5p_mfc_wakeup_cmd(struct s5p_mfc_dev *dev)
|
|
{
|
|
struct s5p_mfc_cmd_args h2r_args;
|
|
|
|
memset(&h2r_args, 0, sizeof(struct s5p_mfc_cmd_args));
|
|
return s5p_mfc_cmd_host2risc(dev, S5P_FIMV_H2R_CMD_WAKEUP, &h2r_args);
|
|
}
|
|
|
|
|
|
int s5p_mfc_open_inst_cmd(struct s5p_mfc_ctx *ctx)
|
|
{
|
|
struct s5p_mfc_dev *dev = ctx->dev;
|
|
struct s5p_mfc_cmd_args h2r_args;
|
|
int ret;
|
|
|
|
/* Preparing decoding - getting instance number */
|
|
mfc_debug(2, "Getting instance number (codec: %d)\n", ctx->codec_mode);
|
|
dev->curr_ctx = ctx->num;
|
|
memset(&h2r_args, 0, sizeof(struct s5p_mfc_cmd_args));
|
|
h2r_args.arg[0] = ctx->codec_mode;
|
|
h2r_args.arg[1] = 0; /* no crc & no pixelcache */
|
|
h2r_args.arg[2] = ctx->ctx_ofs;
|
|
h2r_args.arg[3] = ctx->ctx_size;
|
|
ret = s5p_mfc_cmd_host2risc(dev, S5P_FIMV_H2R_CMD_OPEN_INSTANCE,
|
|
&h2r_args);
|
|
if (ret) {
|
|
mfc_err("Failed to create a new instance\n");
|
|
ctx->state = MFCINST_ERROR;
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
int s5p_mfc_close_inst_cmd(struct s5p_mfc_ctx *ctx)
|
|
{
|
|
struct s5p_mfc_dev *dev = ctx->dev;
|
|
struct s5p_mfc_cmd_args h2r_args;
|
|
int ret;
|
|
|
|
if (ctx->state == MFCINST_FREE) {
|
|
mfc_err("Instance already returned\n");
|
|
ctx->state = MFCINST_ERROR;
|
|
return -EINVAL;
|
|
}
|
|
/* Closing decoding instance */
|
|
mfc_debug(2, "Returning instance number %d\n", ctx->inst_no);
|
|
dev->curr_ctx = ctx->num;
|
|
memset(&h2r_args, 0, sizeof(struct s5p_mfc_cmd_args));
|
|
h2r_args.arg[0] = ctx->inst_no;
|
|
ret = s5p_mfc_cmd_host2risc(dev, S5P_FIMV_H2R_CMD_CLOSE_INSTANCE,
|
|
&h2r_args);
|
|
if (ret) {
|
|
mfc_err("Failed to return an instance\n");
|
|
ctx->state = MFCINST_ERROR;
|
|
return -EINVAL;
|
|
}
|
|
return 0;
|
|
}
|
|
|