mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 11:10:53 +07:00
19fe87fd85
There is minor difference between previous family of SoC and the current one. Which is the there is only 48Mh fixed clk. There is no mux and no option to select another freq as there in previous. Signed-off-by: Akshu Agrawal <akshu.agrawal@amd.com> Reviewed-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
102 lines
2.5 KiB
C
102 lines
2.5 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* clock framework for AMD Stoney based clocks
|
|
*
|
|
* Copyright 2018 Advanced Micro Devices, Inc.
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/clkdev.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/platform_data/clk-fch.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
/* Clock Driving Strength 2 register */
|
|
#define CLKDRVSTR2 0x28
|
|
/* Clock Control 1 register */
|
|
#define MISCCLKCNTL1 0x40
|
|
/* Auxiliary clock1 enable bit */
|
|
#define OSCCLKENB 2
|
|
/* 25Mhz auxiliary output clock freq bit */
|
|
#define OSCOUT1CLK25MHZ 16
|
|
|
|
#define ST_CLK_48M 0
|
|
#define ST_CLK_25M 1
|
|
#define ST_CLK_MUX 2
|
|
#define ST_CLK_GATE 3
|
|
#define ST_MAX_CLKS 4
|
|
|
|
#define RV_CLK_48M 0
|
|
#define RV_CLK_GATE 1
|
|
#define RV_MAX_CLKS 2
|
|
|
|
static const char * const clk_oscout1_parents[] = { "clk48MHz", "clk25MHz" };
|
|
static struct clk_hw *hws[ST_MAX_CLKS];
|
|
|
|
static int fch_clk_probe(struct platform_device *pdev)
|
|
{
|
|
struct fch_clk_data *fch_data;
|
|
|
|
fch_data = dev_get_platdata(&pdev->dev);
|
|
if (!fch_data || !fch_data->base)
|
|
return -EINVAL;
|
|
|
|
if (!fch_data->is_rv) {
|
|
hws[ST_CLK_48M] = clk_hw_register_fixed_rate(NULL, "clk48MHz",
|
|
NULL, 0, 48000000);
|
|
hws[ST_CLK_25M] = clk_hw_register_fixed_rate(NULL, "clk25MHz",
|
|
NULL, 0, 25000000);
|
|
|
|
hws[ST_CLK_MUX] = clk_hw_register_mux(NULL, "oscout1_mux",
|
|
clk_oscout1_parents, ARRAY_SIZE(clk_oscout1_parents),
|
|
0, fch_data->base + CLKDRVSTR2, OSCOUT1CLK25MHZ, 3, 0,
|
|
NULL);
|
|
|
|
clk_set_parent(hws[ST_CLK_MUX]->clk, hws[ST_CLK_48M]->clk);
|
|
|
|
hws[ST_CLK_GATE] = clk_hw_register_gate(NULL, "oscout1",
|
|
"oscout1_mux", 0, fch_data->base + MISCCLKCNTL1,
|
|
OSCCLKENB, CLK_GATE_SET_TO_DISABLE, NULL);
|
|
|
|
devm_clk_hw_register_clkdev(&pdev->dev, hws[ST_CLK_GATE],
|
|
"oscout1", NULL);
|
|
} else {
|
|
hws[RV_CLK_48M] = clk_hw_register_fixed_rate(NULL, "clk48MHz",
|
|
NULL, 0, 48000000);
|
|
|
|
hws[RV_CLK_GATE] = clk_hw_register_gate(NULL, "oscout1",
|
|
"clk48MHz", 0, fch_data->base + MISCCLKCNTL1,
|
|
OSCCLKENB, CLK_GATE_SET_TO_DISABLE, NULL);
|
|
|
|
devm_clk_hw_register_clkdev(&pdev->dev, hws[RV_CLK_GATE],
|
|
"oscout1", NULL);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int fch_clk_remove(struct platform_device *pdev)
|
|
{
|
|
int i, clks;
|
|
struct fch_clk_data *fch_data;
|
|
|
|
fch_data = dev_get_platdata(&pdev->dev);
|
|
|
|
clks = fch_data->is_rv ? RV_MAX_CLKS : ST_MAX_CLKS;
|
|
|
|
for (i = 0; i < clks; i++)
|
|
clk_hw_unregister(hws[i]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver fch_clk_driver = {
|
|
.driver = {
|
|
.name = "clk-fch",
|
|
.suppress_bind_attrs = true,
|
|
},
|
|
.probe = fch_clk_probe,
|
|
.remove = fch_clk_remove,
|
|
};
|
|
builtin_platform_driver(fch_clk_driver);
|