mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 07:56:45 +07:00
9d56dd3b08
The old ctrl in/out routines are non-portable and unsuitable for cross-platform use. While drivers/sh has already been sanitized, there is still quite a lot of code that is not. This converts the arch/sh/ bits over, which permits us to flag the routines as deprecated whilst still building with -Werror for the architecture code, and to ensure that future users are not added. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
79 lines
1.8 KiB
C
79 lines
1.8 KiB
C
/*
|
|
* arch/sh/kernel/cpu/sh3/clock-sh7710.c
|
|
*
|
|
* SH7710 support for the clock framework
|
|
*
|
|
* Copyright (C) 2005 Paul Mundt
|
|
*
|
|
* FRQCR parsing hacked out of arch/sh/kernel/time.c
|
|
*
|
|
* Copyright (C) 1999 Tetsuya Okada & Niibe Yutaka
|
|
* Copyright (C) 2000 Philipp Rumpf <prumpf@tux.org>
|
|
* Copyright (C) 2002, 2003, 2004 Paul Mundt
|
|
* Copyright (C) 2002 M. R. Brown <mrbrown@linux-sh.org>
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <asm/clock.h>
|
|
#include <asm/freq.h>
|
|
#include <asm/io.h>
|
|
|
|
static int md_table[] = { 1, 2, 3, 4, 6, 8, 12 };
|
|
|
|
static void master_clk_init(struct clk *clk)
|
|
{
|
|
clk->rate *= md_table[__raw_readw(FRQCR) & 0x0007];
|
|
}
|
|
|
|
static struct clk_ops sh7710_master_clk_ops = {
|
|
.init = master_clk_init,
|
|
};
|
|
|
|
static unsigned long module_clk_recalc(struct clk *clk)
|
|
{
|
|
int idx = (__raw_readw(FRQCR) & 0x0007);
|
|
return clk->parent->rate / md_table[idx];
|
|
}
|
|
|
|
static struct clk_ops sh7710_module_clk_ops = {
|
|
.recalc = module_clk_recalc,
|
|
};
|
|
|
|
static unsigned long bus_clk_recalc(struct clk *clk)
|
|
{
|
|
int idx = (__raw_readw(FRQCR) & 0x0700) >> 8;
|
|
return clk->parent->rate / md_table[idx];
|
|
}
|
|
|
|
static struct clk_ops sh7710_bus_clk_ops = {
|
|
.recalc = bus_clk_recalc,
|
|
};
|
|
|
|
static unsigned long cpu_clk_recalc(struct clk *clk)
|
|
{
|
|
int idx = (__raw_readw(FRQCR) & 0x0070) >> 4;
|
|
return clk->parent->rate / md_table[idx];
|
|
}
|
|
|
|
static struct clk_ops sh7710_cpu_clk_ops = {
|
|
.recalc = cpu_clk_recalc,
|
|
};
|
|
|
|
static struct clk_ops *sh7710_clk_ops[] = {
|
|
&sh7710_master_clk_ops,
|
|
&sh7710_module_clk_ops,
|
|
&sh7710_bus_clk_ops,
|
|
&sh7710_cpu_clk_ops,
|
|
};
|
|
|
|
void __init arch_init_clk_ops(struct clk_ops **ops, int idx)
|
|
{
|
|
if (idx < ARRAY_SIZE(sh7710_clk_ops))
|
|
*ops = sh7710_clk_ops[idx];
|
|
}
|
|
|