mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-13 22:56:07 +07:00
13cf8df97d
Since support for mxc91231 was introduced 2009 it only saw patches that were part of (mxc or arm) global cleanups. The only supported machine only had 4 devices (2x UART, sdhc, watchdog). Cc: Dmitriy Taychenachev <dimichxp@gmail.com> LAKML-Reference: 1302211482-17926-1-git-send-email-u.kleine-koenig@pengutronix.de Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
66 lines
1.5 KiB
ArmAsm
66 lines
1.5 KiB
ArmAsm
/* arch/arm/mach-imx/include/mach/debug-macro.S
|
|
*
|
|
* Debugging macro include header
|
|
*
|
|
* Copyright (C) 1994-1999 Russell King
|
|
* Moved from linux/arch/arm/kernel/debug.S by Ben Dooks
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
#include <mach/hardware.h>
|
|
|
|
#ifdef CONFIG_ARCH_MX1
|
|
#define UART_PADDR MX1_UART1_BASE_ADDR
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_MX25
|
|
#ifdef UART_PADDR
|
|
#error "CONFIG_DEBUG_LL is incompatible with multiple archs"
|
|
#endif
|
|
#define UART_PADDR MX25_UART1_BASE_ADDR
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_MX2
|
|
#ifdef UART_PADDR
|
|
#error "CONFIG_DEBUG_LL is incompatible with multiple archs"
|
|
#endif
|
|
#define UART_PADDR MX2x_UART1_BASE_ADDR
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_MX3
|
|
#ifdef UART_PADDR
|
|
#error "CONFIG_DEBUG_LL is incompatible with multiple archs"
|
|
#endif
|
|
#define UART_PADDR MX3x_UART1_BASE_ADDR
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_MX5
|
|
#ifdef UART_PADDR
|
|
#error "CONFIG_DEBUG_LL is incompatible with multiple archs"
|
|
#endif
|
|
#define UART_PADDR MX51_UART1_BASE_ADDR
|
|
#endif
|
|
|
|
#define UART_VADDR IMX_IO_ADDRESS(UART_PADDR)
|
|
|
|
.macro addruart, rp, rv
|
|
ldr \rp, =UART_PADDR @ physical
|
|
ldr \rv, =UART_VADDR @ virtual
|
|
.endm
|
|
|
|
.macro senduart,rd,rx
|
|
str \rd, [\rx, #0x40] @ TXDATA
|
|
.endm
|
|
|
|
.macro waituart,rd,rx
|
|
.endm
|
|
|
|
.macro busyuart,rd,rx
|
|
1002: ldr \rd, [\rx, #0x98] @ SR2
|
|
tst \rd, #1 << 3 @ TXDC
|
|
beq 1002b @ wait until transmit done
|
|
.endm
|