mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-02 23:16:49 +07:00
f3573b8f90
Small Things: - Move OpenRISC docs into Documentation and clean them up - Document previously undocumented devicetree bindings - Update the or1ksim dts to use stdout-path OpenRISC SMP support details: - First the "use shadow registers" and "define CPU_BIG_ENDIAN as true" get the architecture ready for SMP. - The "add 1 and 2 byte cmpxchg support" and "use qspinlocks and qrwlocks" add the SMP locking infrastructure as needed. Using the qspinlocks and qrwlocks as suggested by Peter Z while reviewing the original spinlocks implementation. - The "support for ompic" adds a new irqchip device which is used for IPI communication to support SMP. - The "initial SMP support" adds smp.c and makes changes to all of the necessary data-structures to be per-cpu. - The remaining patches are bug fixes and debug helpers which I wanted to keep separate from the "initial SMP support" in order to allow them to be reviewed on their own. This includes: - add cacheflush support to fix icache aliasing - fix initial preempt state for secondary cpu tasks - sleep instead of spin on secondary wait - support framepointers and STACKTRACE_SUPPORT - enable LOCKDEP_SUPPORT and irqflags tracing - timer sync: Add tick timer sync logic - fix possible deadlock in timer sync, pointed out by mips guys Note: the irqchip patch was reviewed with Marc and we agreed to push it together with these patches. -----BEGIN PGP SIGNATURE----- iQIcBAABAgAGBQJaCaO/AAoJEMOzHC1eZifkwyUQAIwp5q242D5P0Mo8gvpmNZ7s Lc7XBe1+dahbW8OIh0b8XhufkwFHY614bnrDBAr8GOcbaOXgxk8LbhTmkwbFO9z7 fm5YKr7il0dunCWfw278sQcZsCRQ9sQkXIei0gJL/56Uq6dbJhIREcOgjHBjDW5r tblrbv70fPmTCP/7cw08y4QwXIAf+8zEhECJcDKqFZ2nhQkWQUd3BAppxdCOWSDa aV9qOa/koP9lAKg8aWOCwCuS+WK386KNCCowsTxpyWdl9tMWsebeBh1odxteKiiB KpAENfEvbjuYMWH3CQ+XdSDDdIdGnIP6l5KDzBkhF1USXwS7AlaMUpbPHcLXVRFi 1S2zcO9i6WfTnaDpNZc+L8oHqgyLUDJ6RgC6juLEmbfnCVmzNkLKCYa3d3JRI/oC 6qxpHYkLKWsJoOHDcs0fiMOLhkJZrzPYkIv0fW+uwTM10onxhm48fm6RNWuwqXWd 4FoH8ufqeACxWEotv6pcL7RUYrmX1gmvxby8CCHiUBIBoRM3bGmqTVvgX64nULgB QIn/74R3J6GDPKicHDcq8ZOnMWvE6nbpXXbX73PqjXMf80HVjejV3Fg2su8m7LR0 +ni1ndKYB3V+t0+m1m5eMvpKMQ2HrMIMdx0M4xL+Z0fT8B3lcZWpb4wBsG7E+C49 pyf9xEk34Fe7HR+7KBO9 =euP7 -----END PGP SIGNATURE----- Merge tag 'for-linus' of git://github.com/openrisc/linux Pull OpenRISC updates from Stafford Horne: "The OpenRISC work is a bit more interesting this time, adding SMP support and a few general cleanups. Small Things: - Move OpenRISC docs into Documentation and clean them up - Document previously undocumented devicetree bindings - Update the or1ksim dts to use stdout-path OpenRISC SMP support details: - First the "use shadow registers" and "define CPU_BIG_ENDIAN as true" get the architecture ready for SMP. - The "add 1 and 2 byte cmpxchg support" and "use qspinlocks and qrwlocks" add the SMP locking infrastructure as needed. Using the qspinlocks and qrwlocks as suggested by Peter Z while reviewing the original spinlocks implementation. - The "support for ompic" adds a new irqchip device which is used for IPI communication to support SMP. - The "initial SMP support" adds smp.c and makes changes to all of the necessary data-structures to be per-cpu. The remaining patches are bug fixes and debug helpers which I wanted to keep separate from the "initial SMP support" in order to allow them to be reviewed on their own. This includes: - add cacheflush support to fix icache aliasing - fix initial preempt state for secondary cpu tasks - sleep instead of spin on secondary wait - support framepointers and STACKTRACE_SUPPORT - enable LOCKDEP_SUPPORT and irqflags tracing - timer sync: Add tick timer sync logic - fix possible deadlock in timer sync, pointed out by mips guys Note: the irqchip patch was reviewed with Marc and we agreed to push it together with these patches" * tag 'for-linus' of git://github.com/openrisc/linux: openrisc: fix possible deadlock scenario during timer sync openrisc: pass endianness info to sparse openrisc: add tick timer multi-core sync logic openrisc: enable LOCKDEP_SUPPORT and irqflags tracing openrisc: support framepointers and STACKTRACE_SUPPORT openrisc: add simple_smp dts and defconfig for simulators openrisc: add cacheflush support to fix icache aliasing openrisc: sleep instead of spin on secondary wait openrisc: fix initial preempt state for secondary cpu tasks openrisc: initial SMP support irqchip: add initial support for ompic dt-bindings: add openrisc to vendor prefixes list openrisc: use qspinlocks and qrwlocks openrisc: add 1 and 2 byte cmpxchg support openrisc: use shadow registers to save regs on exception dt-bindings: openrisc: Add OpenRISC platform SoC Documentation: openrisc: Updates to README Documentation: Move OpenRISC docs out of arch/ MAINTAINERS: Add OpenRISC pic maintainer openrisc: dts: or1ksim: Add stdout-path
229 lines
5.0 KiB
Plaintext
229 lines
5.0 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# For a description of the syntax of this configuration file,
|
|
# see Documentation/kbuild/kconfig-language.txt.
|
|
#
|
|
|
|
config OPENRISC
|
|
def_bool y
|
|
select OF
|
|
select OF_EARLY_FLATTREE
|
|
select IRQ_DOMAIN
|
|
select HANDLE_DOMAIN_IRQ
|
|
select HAVE_MEMBLOCK
|
|
select GPIOLIB
|
|
select HAVE_ARCH_TRACEHOOK
|
|
select SPARSE_IRQ
|
|
select GENERIC_IRQ_CHIP
|
|
select GENERIC_IRQ_PROBE
|
|
select GENERIC_IRQ_SHOW
|
|
select GENERIC_IOMAP
|
|
select GENERIC_CPU_DEVICES
|
|
select HAVE_UID16
|
|
select GENERIC_ATOMIC64
|
|
select GENERIC_CLOCKEVENTS
|
|
select GENERIC_CLOCKEVENTS_BROADCAST
|
|
select GENERIC_STRNCPY_FROM_USER
|
|
select GENERIC_STRNLEN_USER
|
|
select GENERIC_SMP_IDLE_THREAD
|
|
select MODULES_USE_ELF_RELA
|
|
select HAVE_DEBUG_STACKOVERFLOW
|
|
select OR1K_PIC
|
|
select CPU_NO_EFFICIENT_FFS if !OPENRISC_HAVE_INST_FF1
|
|
select NO_BOOTMEM
|
|
select ARCH_USE_QUEUED_SPINLOCKS
|
|
select ARCH_USE_QUEUED_RWLOCKS
|
|
select OMPIC if SMP
|
|
select ARCH_WANT_FRAME_POINTERS
|
|
|
|
config CPU_BIG_ENDIAN
|
|
def_bool y
|
|
|
|
config MMU
|
|
def_bool y
|
|
|
|
config RWSEM_GENERIC_SPINLOCK
|
|
def_bool y
|
|
|
|
config RWSEM_XCHGADD_ALGORITHM
|
|
def_bool n
|
|
|
|
config GENERIC_HWEIGHT
|
|
def_bool y
|
|
|
|
config NO_IOPORT_MAP
|
|
def_bool y
|
|
|
|
config TRACE_IRQFLAGS_SUPPORT
|
|
def_bool y
|
|
|
|
# For now, use generic checksum functions
|
|
#These can be reimplemented in assembly later if so inclined
|
|
config GENERIC_CSUM
|
|
def_bool y
|
|
|
|
config STACKTRACE_SUPPORT
|
|
def_bool y
|
|
|
|
config LOCKDEP_SUPPORT
|
|
def_bool y
|
|
|
|
source "init/Kconfig"
|
|
|
|
source "kernel/Kconfig.freezer"
|
|
|
|
menu "Processor type and features"
|
|
|
|
choice
|
|
prompt "Subarchitecture"
|
|
default OR1K_1200
|
|
|
|
config OR1K_1200
|
|
bool "OR1200"
|
|
help
|
|
Generic OpenRISC 1200 architecture
|
|
|
|
endchoice
|
|
|
|
config DCACHE_WRITETHROUGH
|
|
bool "Have write through data caches"
|
|
default n
|
|
help
|
|
Select this if your implementation features write through data caches.
|
|
Selecting 'N' here will allow the kernel to force flushing of data
|
|
caches at relevant times. Most OpenRISC implementations support write-
|
|
through data caches.
|
|
|
|
If unsure say N here
|
|
|
|
config OPENRISC_BUILTIN_DTB
|
|
string "Builtin DTB"
|
|
default ""
|
|
|
|
menu "Class II Instructions"
|
|
|
|
config OPENRISC_HAVE_INST_FF1
|
|
bool "Have instruction l.ff1"
|
|
default y
|
|
help
|
|
Select this if your implementation has the Class II instruction l.ff1
|
|
|
|
config OPENRISC_HAVE_INST_FL1
|
|
bool "Have instruction l.fl1"
|
|
default y
|
|
help
|
|
Select this if your implementation has the Class II instruction l.fl1
|
|
|
|
config OPENRISC_HAVE_INST_MUL
|
|
bool "Have instruction l.mul for hardware multiply"
|
|
default y
|
|
help
|
|
Select this if your implementation has a hardware multiply instruction
|
|
|
|
config OPENRISC_HAVE_INST_DIV
|
|
bool "Have instruction l.div for hardware divide"
|
|
default y
|
|
help
|
|
Select this if your implementation has a hardware divide instruction
|
|
endmenu
|
|
|
|
config NR_CPUS
|
|
int "Maximum number of CPUs (2-32)"
|
|
range 2 32
|
|
depends on SMP
|
|
default "2"
|
|
|
|
config SMP
|
|
bool "Symmetric Multi-Processing support"
|
|
help
|
|
This enables support for systems with more than one CPU. If you have
|
|
a system with only one CPU, say N. If you have a system with more
|
|
than one CPU, say Y.
|
|
|
|
If you don't know what to do here, say N.
|
|
|
|
source kernel/Kconfig.hz
|
|
source kernel/Kconfig.preempt
|
|
source "mm/Kconfig"
|
|
|
|
config OPENRISC_NO_SPR_SR_DSX
|
|
bool "use SPR_SR_DSX software emulation" if OR1K_1200
|
|
default y
|
|
help
|
|
SPR_SR_DSX bit is status register bit indicating whether
|
|
the last exception has happened in delay slot.
|
|
|
|
OpenRISC architecture makes it optional to have it implemented
|
|
in hardware and the OR1200 does not have it.
|
|
|
|
Say N here if you know that your OpenRISC processor has
|
|
SPR_SR_DSX bit implemented. Say Y if you are unsure.
|
|
|
|
config OPENRISC_HAVE_SHADOW_GPRS
|
|
bool "Support for shadow gpr files" if !SMP
|
|
default y if SMP
|
|
help
|
|
Say Y here if your OpenRISC processor features shadowed
|
|
register files. They will in such case be used as a
|
|
scratch reg storage on exception entry.
|
|
|
|
On SMP systems, this feature is mandatory.
|
|
On a unicore system it's safe to say N here if you are unsure.
|
|
|
|
config CMDLINE
|
|
string "Default kernel command string"
|
|
default ""
|
|
help
|
|
On some architectures there is currently no way for the boot loader
|
|
to pass arguments to the kernel. For these architectures, you should
|
|
supply some command-line options at build time by entering them
|
|
here.
|
|
|
|
menu "Debugging options"
|
|
|
|
config JUMP_UPON_UNHANDLED_EXCEPTION
|
|
bool "Try to die gracefully"
|
|
default y
|
|
help
|
|
Now this puts kernel into infinite loop after first oops. Till
|
|
your kernel crashes this doesn't have any influence.
|
|
|
|
Say Y if you are unsure.
|
|
|
|
config OPENRISC_ESR_EXCEPTION_BUG_CHECK
|
|
bool "Check for possible ESR exception bug"
|
|
default n
|
|
help
|
|
This option enables some checks that might expose some problems
|
|
in kernel.
|
|
|
|
Say N if you are unsure.
|
|
|
|
endmenu
|
|
|
|
endmenu
|
|
|
|
menu "Executable file formats"
|
|
|
|
source "fs/Kconfig.binfmt"
|
|
|
|
endmenu
|
|
|
|
source "net/Kconfig"
|
|
|
|
source "drivers/Kconfig"
|
|
|
|
source "fs/Kconfig"
|
|
|
|
source "security/Kconfig"
|
|
|
|
source "crypto/Kconfig"
|
|
|
|
source "lib/Kconfig"
|
|
|
|
menu "Kernel hacking"
|
|
|
|
source "lib/Kconfig.debug"
|
|
|
|
endmenu
|