mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 19:19:57 +07:00
b24413180f
Many source files in the tree are missing licensing information, which makes it harder for compliance tools to determine the correct license. By default all files without license information are under the default license of the kernel, which is GPL version 2. Update the files which contain no license information with the 'GPL-2.0' SPDX license identifier. The SPDX identifier is a legally binding shorthand, which can be used instead of the full boiler plate text. This patch is based on work done by Thomas Gleixner and Kate Stewart and Philippe Ombredanne. How this work was done: Patches were generated and checked against linux-4.14-rc6 for a subset of the use cases: - file had no licensing information it it. - file was a */uapi/* one with no licensing information in it, - file was a */uapi/* one with existing licensing information, Further patches will be generated in subsequent months to fix up cases where non-standard license headers were used, and references to license had to be inferred by heuristics based on keywords. The analysis to determine which SPDX License Identifier to be applied to a file was done in a spreadsheet of side by side results from of the output of two independent scanners (ScanCode & Windriver) producing SPDX tag:value files created by Philippe Ombredanne. Philippe prepared the base worksheet, and did an initial spot review of a few 1000 files. The 4.13 kernel was the starting point of the analysis with 60,537 files assessed. Kate Stewart did a file by file comparison of the scanner results in the spreadsheet to determine which SPDX license identifier(s) to be applied to the file. She confirmed any determination that was not immediately clear with lawyers working with the Linux Foundation. Criteria used to select files for SPDX license identifier tagging was: - Files considered eligible had to be source code files. - Make and config files were included as candidates if they contained >5 lines of source - File already had some variant of a license header in it (even if <5 lines). All documentation files were explicitly excluded. The following heuristics were used to determine which SPDX license identifiers to apply. - when both scanners couldn't find any license traces, file was considered to have no license information in it, and the top level COPYING file license applied. For non */uapi/* files that summary was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 11139 and resulted in the first patch in this series. If that file was a */uapi/* path one, it was "GPL-2.0 WITH Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 WITH Linux-syscall-note 930 and resulted in the second patch in this series. - if a file had some form of licensing information in it, and was one of the */uapi/* ones, it was denoted with the Linux-syscall-note if any GPL family license was found in the file or had no licensing in it (per prior point). Results summary: SPDX license identifier # files ---------------------------------------------------|------ GPL-2.0 WITH Linux-syscall-note 270 GPL-2.0+ WITH Linux-syscall-note 169 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17 LGPL-2.1+ WITH Linux-syscall-note 15 GPL-1.0+ WITH Linux-syscall-note 14 ((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5 LGPL-2.0+ WITH Linux-syscall-note 4 LGPL-2.1 WITH Linux-syscall-note 3 ((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3 ((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1 and that resulted in the third patch in this series. - when the two scanners agreed on the detected license(s), that became the concluded license(s). - when there was disagreement between the two scanners (one detected a license but the other didn't, or they both detected different licenses) a manual inspection of the file occurred. - In most cases a manual inspection of the information in the file resulted in a clear resolution of the license that should apply (and which scanner probably needed to revisit its heuristics). - When it was not immediately clear, the license identifier was confirmed with lawyers working with the Linux Foundation. - If there was any question as to the appropriate license identifier, the file was flagged for further research and to be revisited later in time. In total, over 70 hours of logged manual review was done on the spreadsheet to determine the SPDX license identifiers to apply to the source files by Kate, Philippe, Thomas and, in some cases, confirmation by lawyers working with the Linux Foundation. Kate also obtained a third independent scan of the 4.13 code base from FOSSology, and compared selected files where the other two scanners disagreed against that SPDX file, to see if there was new insights. The Windriver scanner is based on an older version of FOSSology in part, so they are related. Thomas did random spot checks in about 500 files from the spreadsheets for the uapi headers and agreed with SPDX license identifier in the files he inspected. For the non-uapi files Thomas did random spot checks in about 15000 files. In initial set of patches against 4.14-rc6, 3 files were found to have copy/paste license identifier errors, and have been fixed to reflect the correct identifier. Additionally Philippe spent 10 hours this week doing a detailed manual inspection and review of the 12,461 patched files from the initial patch version early this week with: - a full scancode scan run, collecting the matched texts, detected license ids and scores - reviewing anything where there was a license detected (about 500+ files) to ensure that the applied SPDX license was correct - reviewing anything where there was no detection but the patch license was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied SPDX license was correct This produced a worksheet with 20 files needing minor correction. This worksheet was then exported into 3 different .csv files for the different types of files to be modified. These .csv files were then reviewed by Greg. Thomas wrote a script to parse the csv files and add the proper SPDX tag to the file, in the format that the file expected. This script was further refined by Greg based on the output to detect more types of files automatically and to distinguish between header and source .c files (which need different comment types.) Finally Greg ran the script using the .csv files to generate the patches. Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
234 lines
7.9 KiB
C
234 lines
7.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* $Date: 2005/03/07 23:59:05 $ $RCSfile: fpga_defs.h,v $ $Revision: 1.4 $ */
|
|
|
|
/*
|
|
* FPGA specific definitions
|
|
*/
|
|
|
|
#ifndef __CHELSIO_FPGA_DEFS_H__
|
|
#define __CHELSIO_FPGA_DEFS_H__
|
|
|
|
#define FPGA_PCIX_ADDR_VERSION 0xA08
|
|
#define FPGA_PCIX_ADDR_STAT 0xA0C
|
|
|
|
/* FPGA master interrupt Cause/Enable bits */
|
|
#define FPGA_PCIX_INTERRUPT_SGE_ERROR 0x1
|
|
#define FPGA_PCIX_INTERRUPT_SGE_DATA 0x2
|
|
#define FPGA_PCIX_INTERRUPT_TP 0x4
|
|
#define FPGA_PCIX_INTERRUPT_MC3 0x8
|
|
#define FPGA_PCIX_INTERRUPT_GMAC 0x10
|
|
#define FPGA_PCIX_INTERRUPT_PCIX 0x20
|
|
|
|
/* TP interrupt register addresses */
|
|
#define FPGA_TP_ADDR_INTERRUPT_ENABLE 0xA10
|
|
#define FPGA_TP_ADDR_INTERRUPT_CAUSE 0xA14
|
|
#define FPGA_TP_ADDR_VERSION 0xA18
|
|
|
|
/* TP interrupt Cause/Enable bits */
|
|
#define FPGA_TP_INTERRUPT_MC4 0x1
|
|
#define FPGA_TP_INTERRUPT_MC5 0x2
|
|
|
|
/*
|
|
* PM interrupt register addresses
|
|
*/
|
|
#define FPGA_MC3_REG_INTRENABLE 0xA20
|
|
#define FPGA_MC3_REG_INTRCAUSE 0xA24
|
|
#define FPGA_MC3_REG_VERSION 0xA28
|
|
|
|
/*
|
|
* GMAC interrupt register addresses
|
|
*/
|
|
#define FPGA_GMAC_ADDR_INTERRUPT_ENABLE 0xA30
|
|
#define FPGA_GMAC_ADDR_INTERRUPT_CAUSE 0xA34
|
|
#define FPGA_GMAC_ADDR_VERSION 0xA38
|
|
|
|
/* GMAC Cause/Enable bits */
|
|
#define FPGA_GMAC_INTERRUPT_PORT0 0x1
|
|
#define FPGA_GMAC_INTERRUPT_PORT1 0x2
|
|
#define FPGA_GMAC_INTERRUPT_PORT2 0x4
|
|
#define FPGA_GMAC_INTERRUPT_PORT3 0x8
|
|
|
|
/* MI0 registers */
|
|
#define A_MI0_CLK 0xb00
|
|
|
|
#define S_MI0_CLK_DIV 0
|
|
#define M_MI0_CLK_DIV 0xff
|
|
#define V_MI0_CLK_DIV(x) ((x) << S_MI0_CLK_DIV)
|
|
#define G_MI0_CLK_DIV(x) (((x) >> S_MI0_CLK_DIV) & M_MI0_CLK_DIV)
|
|
|
|
#define S_MI0_CLK_CNT 8
|
|
#define M_MI0_CLK_CNT 0xff
|
|
#define V_MI0_CLK_CNT(x) ((x) << S_MI0_CLK_CNT)
|
|
#define G_MI0_CLK_CNT(x) (((x) >> S_MI0_CLK_CNT) & M_MI0_CLK_CNT)
|
|
|
|
#define A_MI0_CSR 0xb04
|
|
|
|
#define S_MI0_CSR_POLL 0
|
|
#define V_MI0_CSR_POLL(x) ((x) << S_MI0_CSR_POLL)
|
|
#define F_MI0_CSR_POLL V_MI0_CSR_POLL(1U)
|
|
|
|
#define S_MI0_PREAMBLE 1
|
|
#define V_MI0_PREAMBLE(x) ((x) << S_MI0_PREAMBLE)
|
|
#define F_MI0_PREAMBLE V_MI0_PREAMBLE(1U)
|
|
|
|
#define S_MI0_INTR_ENABLE 2
|
|
#define V_MI0_INTR_ENABLE(x) ((x) << S_MI0_INTR_ENABLE)
|
|
#define F_MI0_INTR_ENABLE V_MI0_INTR_ENABLE(1U)
|
|
|
|
#define S_MI0_BUSY 3
|
|
#define V_MI0_BUSY(x) ((x) << S_MI0_BUSY)
|
|
#define F_MI0_BUSY V_MI0_BUSY(1U)
|
|
|
|
#define S_MI0_MDIO 4
|
|
#define V_MI0_MDIO(x) ((x) << S_MI0_MDIO)
|
|
#define F_MI0_MDIO V_MI0_MDIO(1U)
|
|
|
|
#define A_MI0_ADDR 0xb08
|
|
|
|
#define S_MI0_PHY_REG_ADDR 0
|
|
#define M_MI0_PHY_REG_ADDR 0x1f
|
|
#define V_MI0_PHY_REG_ADDR(x) ((x) << S_MI0_PHY_REG_ADDR)
|
|
#define G_MI0_PHY_REG_ADDR(x) (((x) >> S_MI0_PHY_REG_ADDR) & M_MI0_PHY_REG_ADDR)
|
|
|
|
#define S_MI0_PHY_ADDR 5
|
|
#define M_MI0_PHY_ADDR 0x1f
|
|
#define V_MI0_PHY_ADDR(x) ((x) << S_MI0_PHY_ADDR)
|
|
#define G_MI0_PHY_ADDR(x) (((x) >> S_MI0_PHY_ADDR) & M_MI0_PHY_ADDR)
|
|
|
|
#define A_MI0_DATA_EXT 0xb0c
|
|
#define A_MI0_DATA_INT 0xb10
|
|
|
|
/* GMAC registers */
|
|
#define A_GMAC_MACID_LO 0x28
|
|
#define A_GMAC_MACID_HI 0x2c
|
|
#define A_GMAC_CSR 0x30
|
|
|
|
#define S_INTERFACE 0
|
|
#define M_INTERFACE 0x3
|
|
#define V_INTERFACE(x) ((x) << S_INTERFACE)
|
|
#define G_INTERFACE(x) (((x) >> S_INTERFACE) & M_INTERFACE)
|
|
|
|
#define S_MAC_TX_ENABLE 2
|
|
#define V_MAC_TX_ENABLE(x) ((x) << S_MAC_TX_ENABLE)
|
|
#define F_MAC_TX_ENABLE V_MAC_TX_ENABLE(1U)
|
|
|
|
#define S_MAC_RX_ENABLE 3
|
|
#define V_MAC_RX_ENABLE(x) ((x) << S_MAC_RX_ENABLE)
|
|
#define F_MAC_RX_ENABLE V_MAC_RX_ENABLE(1U)
|
|
|
|
#define S_MAC_LB_ENABLE 4
|
|
#define V_MAC_LB_ENABLE(x) ((x) << S_MAC_LB_ENABLE)
|
|
#define F_MAC_LB_ENABLE V_MAC_LB_ENABLE(1U)
|
|
|
|
#define S_MAC_SPEED 5
|
|
#define M_MAC_SPEED 0x3
|
|
#define V_MAC_SPEED(x) ((x) << S_MAC_SPEED)
|
|
#define G_MAC_SPEED(x) (((x) >> S_MAC_SPEED) & M_MAC_SPEED)
|
|
|
|
#define S_MAC_HD_FC_ENABLE 7
|
|
#define V_MAC_HD_FC_ENABLE(x) ((x) << S_MAC_HD_FC_ENABLE)
|
|
#define F_MAC_HD_FC_ENABLE V_MAC_HD_FC_ENABLE(1U)
|
|
|
|
#define S_MAC_HALF_DUPLEX 8
|
|
#define V_MAC_HALF_DUPLEX(x) ((x) << S_MAC_HALF_DUPLEX)
|
|
#define F_MAC_HALF_DUPLEX V_MAC_HALF_DUPLEX(1U)
|
|
|
|
#define S_MAC_PROMISC 9
|
|
#define V_MAC_PROMISC(x) ((x) << S_MAC_PROMISC)
|
|
#define F_MAC_PROMISC V_MAC_PROMISC(1U)
|
|
|
|
#define S_MAC_MC_ENABLE 10
|
|
#define V_MAC_MC_ENABLE(x) ((x) << S_MAC_MC_ENABLE)
|
|
#define F_MAC_MC_ENABLE V_MAC_MC_ENABLE(1U)
|
|
|
|
#define S_MAC_RESET 11
|
|
#define V_MAC_RESET(x) ((x) << S_MAC_RESET)
|
|
#define F_MAC_RESET V_MAC_RESET(1U)
|
|
|
|
#define S_MAC_RX_PAUSE_ENABLE 12
|
|
#define V_MAC_RX_PAUSE_ENABLE(x) ((x) << S_MAC_RX_PAUSE_ENABLE)
|
|
#define F_MAC_RX_PAUSE_ENABLE V_MAC_RX_PAUSE_ENABLE(1U)
|
|
|
|
#define S_MAC_TX_PAUSE_ENABLE 13
|
|
#define V_MAC_TX_PAUSE_ENABLE(x) ((x) << S_MAC_TX_PAUSE_ENABLE)
|
|
#define F_MAC_TX_PAUSE_ENABLE V_MAC_TX_PAUSE_ENABLE(1U)
|
|
|
|
#define S_MAC_LWM_ENABLE 14
|
|
#define V_MAC_LWM_ENABLE(x) ((x) << S_MAC_LWM_ENABLE)
|
|
#define F_MAC_LWM_ENABLE V_MAC_LWM_ENABLE(1U)
|
|
|
|
#define S_MAC_MAGIC_PKT_ENABLE 15
|
|
#define V_MAC_MAGIC_PKT_ENABLE(x) ((x) << S_MAC_MAGIC_PKT_ENABLE)
|
|
#define F_MAC_MAGIC_PKT_ENABLE V_MAC_MAGIC_PKT_ENABLE(1U)
|
|
|
|
#define S_MAC_ISL_ENABLE 16
|
|
#define V_MAC_ISL_ENABLE(x) ((x) << S_MAC_ISL_ENABLE)
|
|
#define F_MAC_ISL_ENABLE V_MAC_ISL_ENABLE(1U)
|
|
|
|
#define S_MAC_JUMBO_ENABLE 17
|
|
#define V_MAC_JUMBO_ENABLE(x) ((x) << S_MAC_JUMBO_ENABLE)
|
|
#define F_MAC_JUMBO_ENABLE V_MAC_JUMBO_ENABLE(1U)
|
|
|
|
#define S_MAC_RX_PAD_ENABLE 18
|
|
#define V_MAC_RX_PAD_ENABLE(x) ((x) << S_MAC_RX_PAD_ENABLE)
|
|
#define F_MAC_RX_PAD_ENABLE V_MAC_RX_PAD_ENABLE(1U)
|
|
|
|
#define S_MAC_RX_CRC_ENABLE 19
|
|
#define V_MAC_RX_CRC_ENABLE(x) ((x) << S_MAC_RX_CRC_ENABLE)
|
|
#define F_MAC_RX_CRC_ENABLE V_MAC_RX_CRC_ENABLE(1U)
|
|
|
|
#define A_GMAC_IFS 0x34
|
|
|
|
#define S_MAC_IFS2 0
|
|
#define M_MAC_IFS2 0x3f
|
|
#define V_MAC_IFS2(x) ((x) << S_MAC_IFS2)
|
|
#define G_MAC_IFS2(x) (((x) >> S_MAC_IFS2) & M_MAC_IFS2)
|
|
|
|
#define S_MAC_IFS1 8
|
|
#define M_MAC_IFS1 0x7f
|
|
#define V_MAC_IFS1(x) ((x) << S_MAC_IFS1)
|
|
#define G_MAC_IFS1(x) (((x) >> S_MAC_IFS1) & M_MAC_IFS1)
|
|
|
|
#define A_GMAC_JUMBO_FRAME_LEN 0x38
|
|
#define A_GMAC_LNK_DLY 0x3c
|
|
#define A_GMAC_PAUSETIME 0x40
|
|
#define A_GMAC_MCAST_LO 0x44
|
|
#define A_GMAC_MCAST_HI 0x48
|
|
#define A_GMAC_MCAST_MASK_LO 0x4c
|
|
#define A_GMAC_MCAST_MASK_HI 0x50
|
|
#define A_GMAC_RMT_CNT 0x54
|
|
#define A_GMAC_RMT_DATA 0x58
|
|
#define A_GMAC_BACKOFF_SEED 0x5c
|
|
#define A_GMAC_TXF_THRES 0x60
|
|
|
|
#define S_TXF_READ_THRESHOLD 0
|
|
#define M_TXF_READ_THRESHOLD 0xff
|
|
#define V_TXF_READ_THRESHOLD(x) ((x) << S_TXF_READ_THRESHOLD)
|
|
#define G_TXF_READ_THRESHOLD(x) (((x) >> S_TXF_READ_THRESHOLD) & M_TXF_READ_THRESHOLD)
|
|
|
|
#define S_TXF_WRITE_THRESHOLD 16
|
|
#define M_TXF_WRITE_THRESHOLD 0xff
|
|
#define V_TXF_WRITE_THRESHOLD(x) ((x) << S_TXF_WRITE_THRESHOLD)
|
|
#define G_TXF_WRITE_THRESHOLD(x) (((x) >> S_TXF_WRITE_THRESHOLD) & M_TXF_WRITE_THRESHOLD)
|
|
|
|
#define MAC_REG_BASE 0x600
|
|
#define MAC_REG_ADDR(idx, reg) (MAC_REG_BASE + (idx) * 128 + (reg))
|
|
|
|
#define MAC_REG_IDLO(idx) MAC_REG_ADDR(idx, A_GMAC_MACID_LO)
|
|
#define MAC_REG_IDHI(idx) MAC_REG_ADDR(idx, A_GMAC_MACID_HI)
|
|
#define MAC_REG_CSR(idx) MAC_REG_ADDR(idx, A_GMAC_CSR)
|
|
#define MAC_REG_IFS(idx) MAC_REG_ADDR(idx, A_GMAC_IFS)
|
|
#define MAC_REG_LARGEFRAMELENGTH(idx) MAC_REG_ADDR(idx, A_GMAC_JUMBO_FRAME_LEN)
|
|
#define MAC_REG_LINKDLY(idx) MAC_REG_ADDR(idx, A_GMAC_LNK_DLY)
|
|
#define MAC_REG_PAUSETIME(idx) MAC_REG_ADDR(idx, A_GMAC_PAUSETIME)
|
|
#define MAC_REG_CASTLO(idx) MAC_REG_ADDR(idx, A_GMAC_MCAST_LO)
|
|
#define MAC_REG_MCASTHI(idx) MAC_REG_ADDR(idx, A_GMAC_MCAST_HI)
|
|
#define MAC_REG_CASTMASKLO(idx) MAC_REG_ADDR(idx, A_GMAC_MCAST_MASK_LO)
|
|
#define MAC_REG_MCASTMASKHI(idx) MAC_REG_ADDR(idx, A_GMAC_MCAST_MASK_HI)
|
|
#define MAC_REG_RMCNT(idx) MAC_REG_ADDR(idx, A_GMAC_RMT_CNT)
|
|
#define MAC_REG_RMDATA(idx) MAC_REG_ADDR(idx, A_GMAC_RMT_DATA)
|
|
#define MAC_REG_GMRANDBACKOFFSEED(idx) MAC_REG_ADDR(idx, A_GMAC_BACKOFF_SEED)
|
|
#define MAC_REG_TXFTHRESHOLDS(idx) MAC_REG_ADDR(idx, A_GMAC_TXF_THRES)
|
|
|
|
#endif
|