mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 10:40:53 +07:00
defd9da51d
With the move to the common clock framework completed for s3c2410, s3c2440 and s3c2442, the legacy clock code for these machines can go away too. This also includes the legacy dclk code, as all legacy users are converted. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
156 lines
3.5 KiB
C
156 lines
3.5 KiB
C
/* linux/arch/arm/mach-s3c2410/s3c2410.c
|
|
*
|
|
* Copyright (c) 2003-2005 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
*
|
|
* http://www.simtec.co.uk/products/EB2410ITX/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/list.h>
|
|
#include <linux/timer.h>
|
|
#include <linux/init.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/device.h>
|
|
#include <linux/syscore_ops.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/serial_s3c.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/reboot.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/irq.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/gpio-samsung.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/system_misc.h>
|
|
|
|
#include <plat/cpu-freq.h>
|
|
|
|
#include <mach/regs-clock.h>
|
|
|
|
#include <plat/cpu.h>
|
|
#include <plat/devs.h>
|
|
#include <plat/clock.h>
|
|
#include <plat/pll.h>
|
|
#include <plat/pm.h>
|
|
#include <plat/watchdog-reset.h>
|
|
|
|
#include <plat/gpio-core.h>
|
|
#include <plat/gpio-cfg.h>
|
|
#include <plat/gpio-cfg-helpers.h>
|
|
|
|
#include "common.h"
|
|
|
|
/* Initial IO mappings */
|
|
|
|
static struct map_desc s3c2410_iodesc[] __initdata = {
|
|
IODESC_ENT(CLKPWR),
|
|
IODESC_ENT(TIMER),
|
|
IODESC_ENT(WATCHDOG),
|
|
};
|
|
|
|
/* our uart devices */
|
|
|
|
/* uart registration process */
|
|
|
|
void __init s3c2410_init_uarts(struct s3c2410_uartcfg *cfg, int no)
|
|
{
|
|
s3c24xx_init_uartdevs("s3c2410-uart", s3c2410_uart_resources, cfg, no);
|
|
}
|
|
|
|
/* s3c2410_map_io
|
|
*
|
|
* register the standard cpu IO areas, and any passed in from the
|
|
* machine specific initialisation.
|
|
*/
|
|
|
|
void __init s3c2410_map_io(void)
|
|
{
|
|
s3c24xx_gpiocfg_default.set_pull = s3c24xx_gpio_setpull_1up;
|
|
s3c24xx_gpiocfg_default.get_pull = s3c24xx_gpio_getpull_1up;
|
|
|
|
iotable_init(s3c2410_iodesc, ARRAY_SIZE(s3c2410_iodesc));
|
|
}
|
|
|
|
void __init_or_cpufreq s3c2410_setup_clocks(void)
|
|
{
|
|
}
|
|
|
|
struct bus_type s3c2410_subsys = {
|
|
.name = "s3c2410-core",
|
|
.dev_name = "s3c2410-core",
|
|
};
|
|
|
|
/* Note, we would have liked to name this s3c2410-core, but we cannot
|
|
* register two subsystems with the same name.
|
|
*/
|
|
struct bus_type s3c2410a_subsys = {
|
|
.name = "s3c2410a-core",
|
|
.dev_name = "s3c2410a-core",
|
|
};
|
|
|
|
static struct device s3c2410_dev = {
|
|
.bus = &s3c2410_subsys,
|
|
};
|
|
|
|
/* need to register the subsystem before we actually register the device, and
|
|
* we also need to ensure that it has been initialised before any of the
|
|
* drivers even try to use it (even if not on an s3c2410 based system)
|
|
* as a driver which may support both 2410 and 2440 may try and use it.
|
|
*/
|
|
|
|
static int __init s3c2410_core_init(void)
|
|
{
|
|
return subsys_system_register(&s3c2410_subsys, NULL);
|
|
}
|
|
|
|
core_initcall(s3c2410_core_init);
|
|
|
|
static int __init s3c2410a_core_init(void)
|
|
{
|
|
return subsys_system_register(&s3c2410a_subsys, NULL);
|
|
}
|
|
|
|
core_initcall(s3c2410a_core_init);
|
|
|
|
int __init s3c2410_init(void)
|
|
{
|
|
printk("S3C2410: Initialising architecture\n");
|
|
|
|
#ifdef CONFIG_PM
|
|
register_syscore_ops(&s3c2410_pm_syscore_ops);
|
|
register_syscore_ops(&s3c24xx_irq_syscore_ops);
|
|
#endif
|
|
|
|
return device_register(&s3c2410_dev);
|
|
}
|
|
|
|
int __init s3c2410a_init(void)
|
|
{
|
|
s3c2410_dev.bus = &s3c2410a_subsys;
|
|
return s3c2410_init();
|
|
}
|
|
|
|
void s3c2410_restart(enum reboot_mode mode, const char *cmd)
|
|
{
|
|
if (mode == REBOOT_SOFT) {
|
|
soft_restart(0);
|
|
}
|
|
|
|
samsung_wdt_reset();
|
|
|
|
/* we'll take a jump through zero as a poor second */
|
|
soft_restart(0);
|
|
}
|