mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 08:33:45 +07:00
ec939e4c94
Various driver updates for platforms: - A larger set of work on Tegra 2/3 around memory controller and regulator features, some fuse cleanups, etc.. - MMP platform drivers, in particular for USB PHY, and other smaller additions. - Samsung Exynos 5422 driver for DMC (dynamic memory configuration), and ASV (adaptive voltage), allowing the platform to run at more optimal operating points. - Misc refactorings and support for RZ/G2N and R8A774B1 from Renesas - Clock/reset control driver for TI/OMAP - Meson-A1 reset controller support - Qualcomm sdm845 and sda845 SoC IDs for socinfo -----BEGIN PGP SIGNATURE----- iQJDBAABCAAtFiEElf+HevZ4QCAJmMQ+jBrnPN6EHHcFAl3pORkPHG9sb2ZAbGl4 b20ubmV0AAoJEIwa5zzehBx3FK0P/0EG4lK+il7nE3pd9yIGUjlcYuumIjoxvyC9 9ef202POJLIO3yMlsNyGFR+aOknFO/GtGvDkDFhTtlsGCL40tVzVsyo7ZQo+8mXD abr+H74NmRXImc+SISYR8X1CD6vEi3oi/no1y5dRzknlBikfsdSLKXJSMYBJ2A6t DNLwu0h1IZhPk7XQQsxaElG/a9HN8eueMdP20J1IlhOh0GiOwm+rbsLSZNbA/W9m 53XhFs3Ag39SDE0BfXsS+XOWTE7FheZsZk2XQrOwYm9PnxjpIWH7FE2sYsk6uUIc Pa1b6wB5zlRnxvVHP0m3GXhbTUJDYDK3oybHffI4Mzd0cyZQHC92LhUXFrlTxkaf 6kyhJOTdd5KMlZ2LS7jkwLqb30ieXBPKAREjdbRt6hpvu5P6G+bZQphTEeNAZC61 XnX8mQ/XeoHdoGY5MvS8ht6a1qDF29ebA0/02seicThGK6tS9Qsju6Zo0sg9H1NH weK6jDuzLq5jpv/LB1apigrDSx+zddRzrwkwy85hR5aWOQhG0xjOoFBProbTS0to wR46zCEkbGZv4uc0gRuIdp0NR/lguqgDWPeoLluoTqmcpKS6N3RyxD0bWzlvgDFA fpYxVNKavHneWjfZ7U5RbYXD6jycJcuLaCOs16nrtUbMgJ9pqclLIaZXn7ZTRIuT RW6NgfZV =dk7w -----END PGP SIGNATURE----- Merge tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc Pull ARM SoC driver updates from Olof Johansson: "Various driver updates for platforms: - A larger set of work on Tegra 2/3 around memory controller and regulator features, some fuse cleanups, etc.. - MMP platform drivers, in particular for USB PHY, and other smaller additions. - Samsung Exynos 5422 driver for DMC (dynamic memory configuration), and ASV (adaptive voltage), allowing the platform to run at more optimal operating points. - Misc refactorings and support for RZ/G2N and R8A774B1 from Renesas - Clock/reset control driver for TI/OMAP - Meson-A1 reset controller support - Qualcomm sdm845 and sda845 SoC IDs for socinfo" * tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: (150 commits) firmware: arm_scmi: Fix doorbell ring logic for !CONFIG_64BIT soc: fsl: add RCPM driver dt-bindings: fsl: rcpm: Add 'little-endian' and update Chassis definition memory: tegra: Consolidate registers definition into common header memory: tegra: Ensure timing control debug features are disabled memory: tegra: Introduce Tegra30 EMC driver memory: tegra: Do not handle error from wait_for_completion_timeout() memory: tegra: Increase handshake timeout on Tegra20 memory: tegra: Print a brief info message about EMC timings memory: tegra: Pre-configure debug register on Tegra20 memory: tegra: Include io.h instead of iopoll.h memory: tegra: Adapt for Tegra20 clock driver changes memory: tegra: Don't set EMC rate to maximum on probe for Tegra20 memory: tegra: Add gr2d and gr3d to DRM IOMMU group memory: tegra: Set DMA mask based on supported address bits soc: at91: Add Atmel SFR SN (Serial Number) support memory: atmel-ebi: switch to SPDX license identifiers memory: atmel-ebi: move NUM_CS definition inside EBI driver soc: mediatek: Refactor bus protection control soc: mediatek: Refactor sram control ...
188 lines
3.8 KiB
C
188 lines
3.8 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright 2019 NXP.
|
|
*/
|
|
|
|
#include <dt-bindings/firmware/imx/rsrc.h>
|
|
#include <linux/firmware/imx/sci.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/sys_soc.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/of.h>
|
|
|
|
#define IMX_SCU_SOC_DRIVER_NAME "imx-scu-soc"
|
|
|
|
static struct imx_sc_ipc *soc_ipc_handle;
|
|
|
|
struct imx_sc_msg_misc_get_soc_id {
|
|
struct imx_sc_rpc_msg hdr;
|
|
union {
|
|
struct {
|
|
u32 control;
|
|
u16 resource;
|
|
} __packed req;
|
|
struct {
|
|
u32 id;
|
|
} resp;
|
|
} data;
|
|
} __packed;
|
|
|
|
struct imx_sc_msg_misc_get_soc_uid {
|
|
struct imx_sc_rpc_msg hdr;
|
|
u32 uid_low;
|
|
u32 uid_high;
|
|
} __packed;
|
|
|
|
static int imx_scu_soc_uid(u64 *soc_uid)
|
|
{
|
|
struct imx_sc_msg_misc_get_soc_uid msg;
|
|
struct imx_sc_rpc_msg *hdr = &msg.hdr;
|
|
int ret;
|
|
|
|
hdr->ver = IMX_SC_RPC_VERSION;
|
|
hdr->svc = IMX_SC_RPC_SVC_MISC;
|
|
hdr->func = IMX_SC_MISC_FUNC_UNIQUE_ID;
|
|
hdr->size = 1;
|
|
|
|
ret = imx_scu_call_rpc(soc_ipc_handle, &msg, true);
|
|
if (ret) {
|
|
pr_err("%s: get soc uid failed, ret %d\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
*soc_uid = msg.uid_high;
|
|
*soc_uid <<= 32;
|
|
*soc_uid |= msg.uid_low;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_scu_soc_id(void)
|
|
{
|
|
struct imx_sc_msg_misc_get_soc_id msg;
|
|
struct imx_sc_rpc_msg *hdr = &msg.hdr;
|
|
int ret;
|
|
|
|
hdr->ver = IMX_SC_RPC_VERSION;
|
|
hdr->svc = IMX_SC_RPC_SVC_MISC;
|
|
hdr->func = IMX_SC_MISC_FUNC_GET_CONTROL;
|
|
hdr->size = 3;
|
|
|
|
msg.data.req.control = IMX_SC_C_ID;
|
|
msg.data.req.resource = IMX_SC_R_SYSTEM;
|
|
|
|
ret = imx_scu_call_rpc(soc_ipc_handle, &msg, true);
|
|
if (ret) {
|
|
pr_err("%s: get soc info failed, ret %d\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
return msg.data.resp.id;
|
|
}
|
|
|
|
static int imx_scu_soc_probe(struct platform_device *pdev)
|
|
{
|
|
struct soc_device_attribute *soc_dev_attr;
|
|
struct soc_device *soc_dev;
|
|
int id, ret;
|
|
u64 uid = 0;
|
|
u32 val;
|
|
|
|
ret = imx_scu_get_handle(&soc_ipc_handle);
|
|
if (ret)
|
|
return ret;
|
|
|
|
soc_dev_attr = devm_kzalloc(&pdev->dev, sizeof(*soc_dev_attr),
|
|
GFP_KERNEL);
|
|
if (!soc_dev_attr)
|
|
return -ENOMEM;
|
|
|
|
soc_dev_attr->family = "Freescale i.MX";
|
|
|
|
ret = of_property_read_string(of_root,
|
|
"model",
|
|
&soc_dev_attr->machine);
|
|
if (ret)
|
|
return ret;
|
|
|
|
id = imx_scu_soc_id();
|
|
if (id < 0)
|
|
return -EINVAL;
|
|
|
|
ret = imx_scu_soc_uid(&uid);
|
|
if (ret < 0)
|
|
return -EINVAL;
|
|
|
|
/* format soc_id value passed from SCU firmware */
|
|
val = id & 0x1f;
|
|
soc_dev_attr->soc_id = kasprintf(GFP_KERNEL, "0x%x", val);
|
|
if (!soc_dev_attr->soc_id)
|
|
return -ENOMEM;
|
|
|
|
/* format revision value passed from SCU firmware */
|
|
val = (id >> 5) & 0xf;
|
|
val = (((val >> 2) + 1) << 4) | (val & 0x3);
|
|
soc_dev_attr->revision = kasprintf(GFP_KERNEL,
|
|
"%d.%d",
|
|
(val >> 4) & 0xf,
|
|
val & 0xf);
|
|
if (!soc_dev_attr->revision) {
|
|
ret = -ENOMEM;
|
|
goto free_soc_id;
|
|
}
|
|
|
|
soc_dev_attr->serial_number = kasprintf(GFP_KERNEL, "%016llX", uid);
|
|
if (!soc_dev_attr->serial_number) {
|
|
ret = -ENOMEM;
|
|
goto free_revision;
|
|
}
|
|
|
|
soc_dev = soc_device_register(soc_dev_attr);
|
|
if (IS_ERR(soc_dev)) {
|
|
ret = PTR_ERR(soc_dev);
|
|
goto free_serial_number;
|
|
}
|
|
|
|
return 0;
|
|
|
|
free_serial_number:
|
|
kfree(soc_dev_attr->serial_number);
|
|
free_revision:
|
|
kfree(soc_dev_attr->revision);
|
|
free_soc_id:
|
|
kfree(soc_dev_attr->soc_id);
|
|
return ret;
|
|
}
|
|
|
|
static struct platform_driver imx_scu_soc_driver = {
|
|
.driver = {
|
|
.name = IMX_SCU_SOC_DRIVER_NAME,
|
|
},
|
|
.probe = imx_scu_soc_probe,
|
|
};
|
|
|
|
static int __init imx_scu_soc_init(void)
|
|
{
|
|
struct platform_device *pdev;
|
|
struct device_node *np;
|
|
int ret;
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,imx-scu");
|
|
if (!np)
|
|
return -ENODEV;
|
|
|
|
of_node_put(np);
|
|
|
|
ret = platform_driver_register(&imx_scu_soc_driver);
|
|
if (ret)
|
|
return ret;
|
|
|
|
pdev = platform_device_register_simple(IMX_SCU_SOC_DRIVER_NAME,
|
|
-1, NULL, 0);
|
|
if (IS_ERR(pdev))
|
|
platform_driver_unregister(&imx_scu_soc_driver);
|
|
|
|
return PTR_ERR_OR_ZERO(pdev);
|
|
}
|
|
device_initcall(imx_scu_soc_init);
|