mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 10:49:25 +07:00
7d034c5c61
i.MX6ULL has different operating ranges than i.MX6UL so add the
operating points for the i.MX6ULL and remove them from board device
trees. A 25mV offset is added to the minimum allowed values like for the
i.MX6UL.
The valid frequencies are now selected by the cpufreq driver according
to ratings stored in fuses since commit 0aa9abd4c2 ("cpufreq: imx6q:
check speed grades for i.MX6ULL")
Signed-off-by: Sébastien Szymanski <sebastien.szymanski@armadeus.com>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
60 lines
1.2 KiB
Plaintext
60 lines
1.2 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
//
|
|
// Copyright 2016 Freescale Semiconductor, Inc.
|
|
|
|
#include "imx6ul.dtsi"
|
|
#include "imx6ull-pinfunc.h"
|
|
#include "imx6ull-pinfunc-snvs.h"
|
|
|
|
/* Delete UART8 in AIPS-1 (i.MX6UL specific) */
|
|
/delete-node/ &uart8;
|
|
/* Delete CAAM node in AIPS-2 (i.MX6UL specific) */
|
|
/delete-node/ &crypto;
|
|
|
|
&cpu0 {
|
|
operating-points = <
|
|
/* kHz uV */
|
|
900000 1275000
|
|
792000 1225000
|
|
528000 1175000
|
|
396000 1025000
|
|
198000 950000
|
|
>;
|
|
fsl,soc-operating-points = <
|
|
/* KHz uV */
|
|
900000 1175000
|
|
792000 1175000
|
|
528000 1175000
|
|
396000 1175000
|
|
198000 1175000
|
|
>;
|
|
};
|
|
|
|
/ {
|
|
soc {
|
|
aips3: aips-bus@2200000 {
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x02200000 0x100000>;
|
|
ranges;
|
|
|
|
iomuxc_snvs: iomuxc-snvs@2290000 {
|
|
compatible = "fsl,imx6ull-iomuxc-snvs";
|
|
reg = <0x02290000 0x4000>;
|
|
};
|
|
|
|
uart8: serial@2288000 {
|
|
compatible = "fsl,imx6ul-uart",
|
|
"fsl,imx6q-uart";
|
|
reg = <0x02288000 0x4000>;
|
|
interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clks IMX6UL_CLK_UART8_IPG>,
|
|
<&clks IMX6UL_CLK_UART8_SERIAL>;
|
|
clock-names = "ipg", "per";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
};
|