mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
0e37f88d9a
The Allwinner SoCs have an IP module that handle both the muxing and the GPIOs. This IP has 8 banks of 32 bits, with a number of pins actually useful for each of these banks varying from one to another, and depending on the SoC used on the board. This driver only implements the pinctrl part, the gpio part will come eventually. Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Olof Johansson <olof@lixom.net> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> |
||
|---|---|---|
| .. | ||
| allwinner,sunxi-pinctrl.txt | ||
| atmel,at91-pinctrl.txt | ||
| brcm,bcm2835-gpio.txt | ||
| fsl,imx6q-pinctrl.txt | ||
| fsl,imx35-pinctrl.txt | ||
| fsl,imx51-pinctrl.txt | ||
| fsl,imx53-pinctrl.txt | ||
| fsl,imx-pinctrl.txt | ||
| fsl,mxs-pinctrl.txt | ||
| lantiq,falcon-pinumx.txt | ||
| lantiq,xway-pinumx.txt | ||
| marvell,armada-370-pinctrl.txt | ||
| marvell,armada-xp-pinctrl.txt | ||
| marvell,dove-pinctrl.txt | ||
| marvell,kirkwood-pinctrl.txt | ||
| marvell,mvebu-pinctrl.txt | ||
| nvidia,tegra20-pinmux.txt | ||
| nvidia,tegra30-pinmux.txt | ||
| pinctrl_spear.txt | ||
| pinctrl-bindings.txt | ||
| pinctrl-single.txt | ||
| pinctrl-sirf.txt | ||
| samsung-pinctrl.txt | ||