mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-06 12:06:39 +07:00
45173d5ed4
Move the *_mbus_dram_info structure into the orion platform and call it orion_mbus_dram_info everywhere. Signed-off-by: Andrew Lunn <andrew@lunn.ch> Tested-by: Michael Walle <michael@walle.cc> Acked-by: Nicolas Pitre <nico@linaro.org> Signed-off-by: Nicolas Pitre <nico@fluxnic.net>
54 lines
1.5 KiB
C
54 lines
1.5 KiB
C
/*
|
|
* arch/arm/plat-orion/include/plat/addr-map.h
|
|
*
|
|
* Marvell Orion SoC address map handling.
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#ifndef __PLAT_ADDR_MAP_H
|
|
#define __PLAT_ADDR_MAP_H
|
|
|
|
extern struct mbus_dram_target_info orion_mbus_dram_info;
|
|
|
|
struct orion_addr_map_cfg {
|
|
const int num_wins; /* Total number of windows */
|
|
const int remappable_wins;
|
|
const u32 bridge_virt_base;
|
|
|
|
/* If NULL, the default cpu_win_can_remap will be used, using
|
|
the value in remappable_wins */
|
|
int (*cpu_win_can_remap) (const struct orion_addr_map_cfg *cfg,
|
|
const int win);
|
|
/* If NULL, the default win_cfg_base will be used, using the
|
|
value in bridge_virt_base */
|
|
void __iomem *(*win_cfg_base) (const struct orion_addr_map_cfg *cfg,
|
|
const int win);
|
|
};
|
|
|
|
/*
|
|
* Information needed to setup one address mapping.
|
|
*/
|
|
struct orion_addr_map_info {
|
|
const int win;
|
|
const u32 base;
|
|
const u32 size;
|
|
const u8 target;
|
|
const u8 attr;
|
|
const int remap;
|
|
};
|
|
|
|
void __init orion_config_wins(struct orion_addr_map_cfg *cfg,
|
|
const struct orion_addr_map_info *info);
|
|
|
|
void __init orion_setup_cpu_win(const struct orion_addr_map_cfg *cfg,
|
|
const int win, const u32 base,
|
|
const u32 size, const u8 target,
|
|
const u8 attr, const int remap);
|
|
|
|
void __init orion_setup_cpu_mbus_target(const struct orion_addr_map_cfg *cfg,
|
|
const u32 ddr_window_cpu_base);
|
|
#endif
|