mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 14:46:49 +07:00
b920de1b77
Add architecture support for the MN10300/AM33 CPUs produced by MEI to the kernel. This patch also adds board support for the ASB2303 with the ASB2308 daughter board, and the ASB2305. The only processor supported is the MN103E010, which is an AM33v2 core plus on-chip devices. [akpm@linux-foundation.org: nuke cvs control strings] Signed-off-by: Masakazu Urade <urade.masakazu@jp.panasonic.com> Signed-off-by: Koichi Yasutake <yasutake.koichi@jp.panasonic.com> Signed-off-by: David Howells <dhowells@redhat.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
81 lines
1.8 KiB
C
81 lines
1.8 KiB
C
/* MN10300 MMU context allocation and management
|
|
*
|
|
* Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
|
|
* Written by David Howells (dhowells@redhat.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public Licence
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the Licence, or (at your option) any later version.
|
|
*/
|
|
#include <linux/sched.h>
|
|
#include <linux/mm.h>
|
|
#include <asm/mmu_context.h>
|
|
#include <asm/tlbflush.h>
|
|
|
|
/*
|
|
* list of the MMU contexts last allocated on each CPU
|
|
*/
|
|
unsigned long mmu_context_cache[NR_CPUS] = {
|
|
[0 ... NR_CPUS - 1] = MMU_CONTEXT_FIRST_VERSION * 2 - 1,
|
|
};
|
|
|
|
/*
|
|
* flush the specified TLB entry
|
|
*/
|
|
void flush_tlb_page(struct vm_area_struct *vma, unsigned long addr)
|
|
{
|
|
unsigned long pteu, cnx, flags;
|
|
|
|
addr &= PAGE_MASK;
|
|
|
|
/* make sure the context doesn't migrate and defend against
|
|
* interference from vmalloc'd regions */
|
|
local_irq_save(flags);
|
|
|
|
cnx = mm_context(vma->vm_mm);
|
|
|
|
if (cnx != MMU_NO_CONTEXT) {
|
|
pteu = addr | (cnx & 0x000000ffUL);
|
|
IPTEU = pteu;
|
|
DPTEU = pteu;
|
|
if (IPTEL & xPTEL_V)
|
|
IPTEL = 0;
|
|
if (DPTEL & xPTEL_V)
|
|
DPTEL = 0;
|
|
}
|
|
|
|
local_irq_restore(flags);
|
|
}
|
|
|
|
/*
|
|
* preemptively set a TLB entry
|
|
*/
|
|
void update_mmu_cache(struct vm_area_struct *vma, unsigned long addr, pte_t pte)
|
|
{
|
|
unsigned long pteu, ptel, cnx, flags;
|
|
|
|
addr &= PAGE_MASK;
|
|
ptel = pte_val(pte) & ~(xPTEL_UNUSED1 | xPTEL_UNUSED2);
|
|
|
|
/* make sure the context doesn't migrate and defend against
|
|
* interference from vmalloc'd regions */
|
|
local_irq_save(flags);
|
|
|
|
cnx = mm_context(vma->vm_mm);
|
|
|
|
if (cnx != MMU_NO_CONTEXT) {
|
|
pteu = addr | (cnx & 0x000000ffUL);
|
|
if (!(pte_val(pte) & _PAGE_NX)) {
|
|
IPTEU = pteu;
|
|
if (IPTEL & xPTEL_V)
|
|
IPTEL = ptel;
|
|
}
|
|
DPTEU = pteu;
|
|
if (DPTEL & xPTEL_V)
|
|
DPTEL = ptel;
|
|
}
|
|
|
|
local_irq_restore(flags);
|
|
}
|