mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 08:50:46 +07:00
b12f5d0ffc
This patch define the polarity of the per-cpu interrupts on BCM2836
and BCM2837 in order to avoid the warnings from ARM arch timer code:
arch_timer: WARNING: Invalid trigger for IRQ19, assuming level low
arch_timer: WARNING: Please fix your firmware
arch_timer: cp15 timer(s) running at 19.20MHz (virt).
Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
88 lines
1.9 KiB
Plaintext
88 lines
1.9 KiB
Plaintext
#include "bcm283x.dtsi"
|
|
|
|
/ {
|
|
compatible = "brcm,bcm2837";
|
|
|
|
soc {
|
|
ranges = <0x7e000000 0x3f000000 0x1000000>,
|
|
<0x40000000 0x40000000 0x00001000>;
|
|
dma-ranges = <0xc0000000 0x00000000 0x3f000000>;
|
|
|
|
local_intc: local_intc {
|
|
compatible = "brcm,bcm2836-l1-intc";
|
|
reg = <0x40000000 0x100>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupt-parent = <&local_intc>;
|
|
};
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv7-timer";
|
|
interrupt-parent = <&local_intc>;
|
|
interrupts = <0 IRQ_TYPE_LEVEL_HIGH>, // PHYS_SECURE_PPI
|
|
<1 IRQ_TYPE_LEVEL_HIGH>, // PHYS_NONSECURE_PPI
|
|
<3 IRQ_TYPE_LEVEL_HIGH>, // VIRT_PPI
|
|
<2 IRQ_TYPE_LEVEL_HIGH>; // HYP_PPI
|
|
always-on;
|
|
};
|
|
|
|
cpus: cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
enable-method = "brcm,bcm2836-smp"; // for ARM 32-bit
|
|
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x0 0x000000d8>;
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <1>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x0 0x000000e0>;
|
|
};
|
|
|
|
cpu2: cpu@2 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <2>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x0 0x000000e8>;
|
|
};
|
|
|
|
cpu3: cpu@3 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <3>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x0 0x000000f0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/* Make the BCM2835-style global interrupt controller be a child of the
|
|
* CPU-local interrupt controller.
|
|
*/
|
|
&intc {
|
|
compatible = "brcm,bcm2836-armctrl-ic";
|
|
reg = <0x7e00b200 0x200>;
|
|
interrupt-parent = <&local_intc>;
|
|
interrupts = <8 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&cpu_thermal {
|
|
coefficients = <(-538) 412000>;
|
|
};
|
|
|
|
/* enable thermal sensor with the correct compatible property set */
|
|
&thermal {
|
|
compatible = "brcm,bcm2837-thermal";
|
|
status = "okay";
|
|
};
|