mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 14:00:58 +07:00
0cdba07bb2
When fetching DDC using i2c algo bit, we were often seeing timeouts before getting valid EDID on a retry. The VESA spec states 2ms is the DDC timeout, so when this translates into 1 jiffie and we are close to the end of the time period, it could return with a timeout less than 2ms. Change this code to use time_after instead of time_after_eq. Signed-off-by: Dave Airlie <airlied@redhat.com> Signed-off-by: Jean Delvare <khali@linux-fr.org> |
||
|---|---|---|
| .. | ||
| i2c-algo-bit.c | ||
| i2c-algo-pca.c | ||
| i2c-algo-pcf.c | ||
| i2c-algo-pcf.h | ||
| Kconfig | ||
| Makefile | ||