mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 19:35:15 +07:00
9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
123 lines
2.7 KiB
C
123 lines
2.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __LINUX_CLK_TEGRA_H_
|
|
#define __LINUX_CLK_TEGRA_H_
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/bug.h>
|
|
|
|
/*
|
|
* Tegra CPU clock and reset control ops
|
|
*
|
|
* wait_for_reset:
|
|
* keep waiting until the CPU in reset state
|
|
* put_in_reset:
|
|
* put the CPU in reset state
|
|
* out_of_reset:
|
|
* release the CPU from reset state
|
|
* enable_clock:
|
|
* CPU clock un-gate
|
|
* disable_clock:
|
|
* CPU clock gate
|
|
* rail_off_ready:
|
|
* CPU is ready for rail off
|
|
* suspend:
|
|
* save the clock settings when CPU go into low-power state
|
|
* resume:
|
|
* restore the clock settings when CPU exit low-power state
|
|
*/
|
|
struct tegra_cpu_car_ops {
|
|
void (*wait_for_reset)(u32 cpu);
|
|
void (*put_in_reset)(u32 cpu);
|
|
void (*out_of_reset)(u32 cpu);
|
|
void (*enable_clock)(u32 cpu);
|
|
void (*disable_clock)(u32 cpu);
|
|
#ifdef CONFIG_PM_SLEEP
|
|
bool (*rail_off_ready)(void);
|
|
void (*suspend)(void);
|
|
void (*resume)(void);
|
|
#endif
|
|
};
|
|
|
|
extern struct tegra_cpu_car_ops *tegra_cpu_car_ops;
|
|
|
|
static inline void tegra_wait_cpu_in_reset(u32 cpu)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->wait_for_reset))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->wait_for_reset(cpu);
|
|
}
|
|
|
|
static inline void tegra_put_cpu_in_reset(u32 cpu)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->put_in_reset))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->put_in_reset(cpu);
|
|
}
|
|
|
|
static inline void tegra_cpu_out_of_reset(u32 cpu)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->out_of_reset))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->out_of_reset(cpu);
|
|
}
|
|
|
|
static inline void tegra_enable_cpu_clock(u32 cpu)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->enable_clock))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->enable_clock(cpu);
|
|
}
|
|
|
|
static inline void tegra_disable_cpu_clock(u32 cpu)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->disable_clock))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->disable_clock(cpu);
|
|
}
|
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
static inline bool tegra_cpu_rail_off_ready(void)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->rail_off_ready))
|
|
return false;
|
|
|
|
return tegra_cpu_car_ops->rail_off_ready();
|
|
}
|
|
|
|
static inline void tegra_cpu_clock_suspend(void)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->suspend))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->suspend();
|
|
}
|
|
|
|
static inline void tegra_cpu_clock_resume(void)
|
|
{
|
|
if (WARN_ON(!tegra_cpu_car_ops->resume))
|
|
return;
|
|
|
|
tegra_cpu_car_ops->resume();
|
|
}
|
|
#endif
|
|
|
|
extern void tegra210_xusb_pll_hw_control_enable(void);
|
|
extern void tegra210_xusb_pll_hw_sequence_start(void);
|
|
extern void tegra210_sata_pll_hw_control_enable(void);
|
|
extern void tegra210_sata_pll_hw_sequence_start(void);
|
|
extern void tegra210_set_sata_pll_seq_sw(bool state);
|
|
extern void tegra210_put_utmipll_in_iddq(void);
|
|
extern void tegra210_put_utmipll_out_iddq(void);
|
|
extern int tegra210_clk_handle_mbist_war(unsigned int id);
|
|
|
|
#endif /* __LINUX_CLK_TEGRA_H_ */
|