mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 00:39:33 +07:00
185a383ada
The Intel Volume Management Device (VMD) is a Root Complex Integrated
Endpoint that acts as a host bridge to a secondary PCIe domain. BIOS can
reassign one or more Root Ports to appear within a VMD domain instead of
the primary domain. The immediate benefit is that additional PCIe domains
allow more than 256 buses in a system by letting bus numbers be reused
across different domains.
VMD domains do not define ACPI _SEG, so to avoid domain clashing with host
bridges defining this segment, VMD domains start at 0x10000, which is
greater than the highest possible 16-bit ACPI defined _SEG.
This driver enumerates and enables the domain using the root bus
configuration interface provided by the PCI subsystem. The driver provides
configuration space accessor functions (pci_ops), bus and memory resources,
an MSI IRQ domain with irq_chip implementation, and DMA operations
necessary to use devices through the VMD endpoint's interface.
VMD routes I/O as follows:
1) Configuration Space: BAR 0 ("CFGBAR") of VMD provides the base
address and size for configuration space register access to VMD-owned
root ports. It works similarly to MMCONFIG for extended configuration
space. Bus numbering is independent and does not conflict with the
primary domain.
2) MMIO Space: BARs 2 and 4 ("MEMBAR1" and "MEMBAR2") of VMD provide the
base address, size, and type for MMIO register access. These addresses
are not translated by VMD hardware; they are simply reservations to be
distributed to root ports' memory base/limit registers and subdivided
among devices downstream.
3) DMA: To interact appropriately with an IOMMU, the source ID DMA read
and write requests are translated to the bus-device-function of the VMD
endpoint. Otherwise, DMA operates normally without VMD-specific address
translation.
4) Interrupts: Part of VMD's BAR 4 is reserved for VMD's MSI-X Table and
PBA. MSIs from VMD domain devices and ports are remapped to appear as
if they were issued using one of VMD's MSI-X table entries. Each MSI
and MSI-X address of VMD-owned devices and ports has a special format
where the address refers to specific entries in the VMD's MSI-X table.
As with DMA, the interrupt source ID is translated to VMD's
bus-device-function.
The driver provides its own MSI and MSI-X configuration functions
specific to how MSI messages are used within the VMD domain, and
provides an irq_chip for independent IRQ allocation to relay interrupts
from VMD's interrupt handler to the appropriate device driver's handler.
5) Errors: PCIe error message are intercepted by the root ports normally
(e.g., AER), except with VMD, system errors (i.e., firmware first) are
disabled by default. AER and hotplug interrupts are translated in the
same way as endpoint interrupts.
6) VMD does not support INTx interrupts or IO ports. Devices or drivers
requiring these features should either not be placed below VMD-owned
root ports, or VMD should be disabled by BIOS for such endpoints.
[bhelgaas: add VMD BAR #defines, factor out vmd_cfg_addr(), rework VMD
resource setup, whitespace, changelog]
Signed-off-by: Keith Busch <keith.busch@intel.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: Thomas Gleixner <tglx@linutronix.de> (IRQ-related parts)
199 lines
5.2 KiB
C
199 lines
5.2 KiB
C
#ifndef _ASM_X86_HW_IRQ_H
|
|
#define _ASM_X86_HW_IRQ_H
|
|
|
|
/*
|
|
* (C) 1992, 1993 Linus Torvalds, (C) 1997 Ingo Molnar
|
|
*
|
|
* moved some of the old arch/i386/kernel/irq.h to here. VY
|
|
*
|
|
* IRQ/IPI changes taken from work by Thomas Radke
|
|
* <tomsoft@informatik.tu-chemnitz.de>
|
|
*
|
|
* hacked by Andi Kleen for x86-64.
|
|
* unified by tglx
|
|
*/
|
|
|
|
#include <asm/irq_vectors.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <linux/percpu.h>
|
|
#include <linux/profile.h>
|
|
#include <linux/smp.h>
|
|
|
|
#include <linux/atomic.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/sections.h>
|
|
|
|
/* Interrupt handlers registered during init_IRQ */
|
|
extern asmlinkage void apic_timer_interrupt(void);
|
|
extern asmlinkage void x86_platform_ipi(void);
|
|
extern asmlinkage void kvm_posted_intr_ipi(void);
|
|
extern asmlinkage void kvm_posted_intr_wakeup_ipi(void);
|
|
extern asmlinkage void error_interrupt(void);
|
|
extern asmlinkage void irq_work_interrupt(void);
|
|
|
|
extern asmlinkage void spurious_interrupt(void);
|
|
extern asmlinkage void thermal_interrupt(void);
|
|
extern asmlinkage void reschedule_interrupt(void);
|
|
|
|
extern asmlinkage void irq_move_cleanup_interrupt(void);
|
|
extern asmlinkage void reboot_interrupt(void);
|
|
extern asmlinkage void threshold_interrupt(void);
|
|
extern asmlinkage void deferred_error_interrupt(void);
|
|
|
|
extern asmlinkage void call_function_interrupt(void);
|
|
extern asmlinkage void call_function_single_interrupt(void);
|
|
|
|
#ifdef CONFIG_TRACING
|
|
/* Interrupt handlers registered during init_IRQ */
|
|
extern void trace_apic_timer_interrupt(void);
|
|
extern void trace_x86_platform_ipi(void);
|
|
extern void trace_error_interrupt(void);
|
|
extern void trace_irq_work_interrupt(void);
|
|
extern void trace_spurious_interrupt(void);
|
|
extern void trace_thermal_interrupt(void);
|
|
extern void trace_reschedule_interrupt(void);
|
|
extern void trace_threshold_interrupt(void);
|
|
extern void trace_deferred_error_interrupt(void);
|
|
extern void trace_call_function_interrupt(void);
|
|
extern void trace_call_function_single_interrupt(void);
|
|
#define trace_irq_move_cleanup_interrupt irq_move_cleanup_interrupt
|
|
#define trace_reboot_interrupt reboot_interrupt
|
|
#define trace_kvm_posted_intr_ipi kvm_posted_intr_ipi
|
|
#define trace_kvm_posted_intr_wakeup_ipi kvm_posted_intr_wakeup_ipi
|
|
#endif /* CONFIG_TRACING */
|
|
|
|
#ifdef CONFIG_X86_LOCAL_APIC
|
|
struct irq_data;
|
|
struct pci_dev;
|
|
struct msi_desc;
|
|
|
|
enum irq_alloc_type {
|
|
X86_IRQ_ALLOC_TYPE_IOAPIC = 1,
|
|
X86_IRQ_ALLOC_TYPE_HPET,
|
|
X86_IRQ_ALLOC_TYPE_MSI,
|
|
X86_IRQ_ALLOC_TYPE_MSIX,
|
|
X86_IRQ_ALLOC_TYPE_DMAR,
|
|
X86_IRQ_ALLOC_TYPE_UV,
|
|
};
|
|
|
|
struct irq_alloc_info {
|
|
enum irq_alloc_type type;
|
|
u32 flags;
|
|
const struct cpumask *mask; /* CPU mask for vector allocation */
|
|
union {
|
|
int unused;
|
|
#ifdef CONFIG_HPET_TIMER
|
|
struct {
|
|
int hpet_id;
|
|
int hpet_index;
|
|
void *hpet_data;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_PCI_MSI
|
|
struct {
|
|
struct pci_dev *msi_dev;
|
|
irq_hw_number_t msi_hwirq;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_X86_IO_APIC
|
|
struct {
|
|
int ioapic_id;
|
|
int ioapic_pin;
|
|
int ioapic_node;
|
|
u32 ioapic_trigger : 1;
|
|
u32 ioapic_polarity : 1;
|
|
u32 ioapic_valid : 1;
|
|
struct IO_APIC_route_entry *ioapic_entry;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_DMAR_TABLE
|
|
struct {
|
|
int dmar_id;
|
|
void *dmar_data;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_HT_IRQ
|
|
struct {
|
|
int ht_pos;
|
|
int ht_idx;
|
|
struct pci_dev *ht_dev;
|
|
void *ht_update;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_X86_UV
|
|
struct {
|
|
int uv_limit;
|
|
int uv_blade;
|
|
unsigned long uv_offset;
|
|
char *uv_name;
|
|
};
|
|
#endif
|
|
#if IS_ENABLED(CONFIG_VMD)
|
|
struct {
|
|
struct msi_desc *desc;
|
|
};
|
|
#endif
|
|
};
|
|
};
|
|
|
|
struct irq_cfg {
|
|
unsigned int dest_apicid;
|
|
u8 vector;
|
|
};
|
|
|
|
extern struct irq_cfg *irq_cfg(unsigned int irq);
|
|
extern struct irq_cfg *irqd_cfg(struct irq_data *irq_data);
|
|
extern void lock_vector_lock(void);
|
|
extern void unlock_vector_lock(void);
|
|
extern void setup_vector_irq(int cpu);
|
|
#ifdef CONFIG_SMP
|
|
extern void send_cleanup_vector(struct irq_cfg *);
|
|
extern void irq_complete_move(struct irq_cfg *cfg);
|
|
#else
|
|
static inline void send_cleanup_vector(struct irq_cfg *c) { }
|
|
static inline void irq_complete_move(struct irq_cfg *c) { }
|
|
#endif
|
|
|
|
extern void apic_ack_edge(struct irq_data *data);
|
|
#else /* CONFIG_X86_LOCAL_APIC */
|
|
static inline void lock_vector_lock(void) {}
|
|
static inline void unlock_vector_lock(void) {}
|
|
#endif /* CONFIG_X86_LOCAL_APIC */
|
|
|
|
/* Statistics */
|
|
extern atomic_t irq_err_count;
|
|
extern atomic_t irq_mis_count;
|
|
|
|
extern void elcr_set_level_irq(unsigned int irq);
|
|
|
|
/* SMP */
|
|
extern __visible void smp_apic_timer_interrupt(struct pt_regs *);
|
|
extern __visible void smp_spurious_interrupt(struct pt_regs *);
|
|
extern __visible void smp_x86_platform_ipi(struct pt_regs *);
|
|
extern __visible void smp_error_interrupt(struct pt_regs *);
|
|
#ifdef CONFIG_X86_IO_APIC
|
|
extern asmlinkage void smp_irq_move_cleanup_interrupt(void);
|
|
#endif
|
|
#ifdef CONFIG_SMP
|
|
extern __visible void smp_reschedule_interrupt(struct pt_regs *);
|
|
extern __visible void smp_call_function_interrupt(struct pt_regs *);
|
|
extern __visible void smp_call_function_single_interrupt(struct pt_regs *);
|
|
#endif
|
|
|
|
extern char irq_entries_start[];
|
|
#ifdef CONFIG_TRACING
|
|
#define trace_irq_entries_start irq_entries_start
|
|
#endif
|
|
|
|
#define VECTOR_UNUSED NULL
|
|
#define VECTOR_RETRIGGERED ((void *)~0UL)
|
|
|
|
typedef struct irq_desc* vector_irq_t[NR_VECTORS];
|
|
DECLARE_PER_CPU(vector_irq_t, vector_irq);
|
|
|
|
#endif /* !ASSEMBLY_ */
|
|
|
|
#endif /* _ASM_X86_HW_IRQ_H */
|